FAIRCHILD FAN4852

FAN4852
9MHz Low-Power Dual CMOS Amplifier
Features
Description







The FAN4852 is a dual, rail-to-rail output, low-power,
CMOS amplifier that consumes only 800µA of supply
current, while providing ±50mA of output short-circuit
current. This amplifier is designed to operate supplies
from 2.5V to 5V.
0.8mA Supply Current
9 MHz Bandwidth
Output Swing to within 10mV of Either Rail
Input Voltage Range Exceeds the Rails
6V/µs Slew Rate
11nV/Hz Input Voltage Noise
Fully Specified at +3.3V and +5V Supplies
The FAN4852 is designed on a CMOS process and
provides 9MHz of bandwidth and 6V/μs of slew rate.
The combination of low-power, low-voltage operation
and a small package make this amplifier well suited for
general-purpose and battery-powered applications.
Applications







Additionally, the FAN4852 is EMI hardened, which
minimizes EMI interference. It has a maximum input
offset voltage of 1mV and an input common-mode range
that includes ground.
Piezoelectric Sensors
PCMCIA, USB
Mobile Communications / Battery-Powered Devices
Notebooks and PDAs
Active Filters
Signal Conditioning
Portable Test Instruments
Ordering Information
Part Number
Operating Temperature Range
FAN4852IMU8X
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
-40 to +85°C
Package
8-Lead MSOP Package
Packing Method
3000 on Tape and Reel
www.fairchildsemi.com
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
June 2011
Figure 1. Pin Assignments
Pin Definitions
Pin #
Name
Description
1
OUT1
Output, Channel 1
2
-IN1
Negative Input, Channel 1
3
+IN1
Positive Input, Channel 1
4
-Vs
5
+IN2
Positive Input, Channel 2
6
-IN2
Negative Input, Channel 2
7
OUT2
8
+Vs
Negative Supply
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
Pin Configuration
Output, Channel 2
Positive Supply
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
www.fairchildsemi.com
2
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only. Functional operation under any of these conditions is NOT
implied. Performance and reliability are guaranteed only if operating conditions are not exceeded.
Symbol
VCC
Parameter
Input Voltage Range
TJ
Junction Temperature
TSTG
Storage Temperature
JA
Max.
Unit
0
6
V
-VS-0.5
+VS+0.5
V
+150
°C
+150
°C
+260
°C
206
°C/W
Supply Voltage
VIN
TL
Min.
-65
Lead Soldering, 10 Seconds
Thermal Resistance
(1)
Note:
1.
Package thermal resistance JEDEC standard, multi-layer test boards, still air.
ESD Information
Symbol
ESD
Parameter
Min.
Typ.
Human Body Model, JESD22-A114
8
Charged Device Model, JESD22-C101
2
Max.
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
Absolute Maximum Ratings
Unit
kV
Recommended Operating Conditions
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to Absolute Maximum Ratings.
Symbol
Parameter
Min.
TA
Operating Temperature Range
-40
Vs
Supply Voltage Range
2.5
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
Typ.
3.3
Max.
Unit
+85
°C
5.0
V
www.fairchildsemi.com
3
+VS=+3.3V, -Vs = 0V, VCM = +Vs/2, and RL = 10KΩ to +Vs/2, unless otherwise noted.
Symbol
IS
ISC
EMIRR
Parameter
Supply Current(2)
Short-Circuit Output Current(2)
EMI Rejection Ratio, +IN and -IN(4)
PSRR
Power Supply Rejection Ratio(2)
CMRR
Common Mode Rejection Ratio(2)
CMIR
Input Common Mode Voltage
Range(2)
VOS
Input Offset Voltage(2)
dVIO
Average Drift(3)
IOS
Condition
Min.
TA=25˚C
Typ.
0.8
Full Temperature Range
25
Sourcing VO=VCM, VIN=100mV,
Full Temperature Range
20
Sinking VO=VCM, VIN=-100mV,
TA=25˚C
28
Sinking VO=VCM, VIN=-100mV,
Full Temperature Range
20
Unit
mA
50
mA
46
VRFpeak=100mVp, (-20dBVp)
f=400MHz
75
VRFpeak=100mVp, (-20dBVp)
f=900MHz
78
VRFpeak=100mVp, (-20dBVp)
f=1800MHz
87
2.7V≤V+≤3.3V, VO=1V, TA=25˚C
75
2.7V≤V+≤3.3V, VO=1V,
Full Temperature Range
74
-0.2V<VCM <V+-1.2V, TA=25˚C
76
-0.2V<VCM <V+-1.2V,
Full Temperature Range
75
CMRR≥76dB
-0.2
dB
95
dB
117
dB
2.1
±0.3
Full Temperature Range
±1.0
±1.2
±0.4
Input Offset Current
1.0
1.1
Sourcing VO=VCM, VIN=100mV,
TA=25˚C
TA=25˚C
Max.
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
Electrical Specifications at +3.3V
±2.0
1
V
mV
µV/°C
pA
TA=
Ibn_Char
Input Bias Current(3)
en
Input-Referred Voltage Noise
iN
Input-Referred Current Noise
TA=25˚C
0.1
Full Temperature Range
10.0
500
f=1kHz
11
f=10kHz
10
f=1kHz
0.005
pA
nV/Hz
pA/Hz
Continued on the following page…
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
www.fairchildsemi.com
4
+VS=+3.3V, -Vs = 0V, VCM = +Vs/2, and RL = 10KΩ to +Vs/2, unless otherwise noted.
Symbol
Parameter
Condition
Min.
RL=2k to V+/2, TA=25˚C
Output Voltage Swing High(2)
VO = (+VS) - VOUT
Typ.
Max.
21
35
RL=2k to V+/2,
Full Temperature Range
43
4
RL=10k to V+/2, TA=25˚C
RL=10k to V+/2,
Full Temperature Range
VO
20
RL=2k to V+/2,
Full Temperature Range
AVOL
3
RL=10k to V+/2, TA=25˚C
ROUT
Closed-Loop Impedance
RIN
Input Resistance
9
RL=2kΩ, VO=0.15 to 1.65V,
VO=3.15 to 1.65V, TA=25˚C
100
RL=2kΩ, VO=0.15 to 1.65V,
VO=3.15 to 1.65V, Full
Temperature Range
97
RL=10kΩ, VO=0.1 to 1.65V,
VO=3.2 to 1.65V, TA=25˚C
100
RL=10kΩ, VO=0.1 to 1.65V,
VO=3.2 to 1.65V, Full
Temperature Range
97
11
mV
MHz
114
dB
115
f=6MHz
6
Ω
10
G
Common Mode
11
Differential Mode
6
CIN
Input Capacitance
ΦM
Phase Margin
SR
Slew Rate
Av=+1, VO=1Vpp 10%-90%
Total Harmonic Distortion + Noise
f=1kHz, Av=1, BW=>500kHz
THD+N
32
14
Gain Bandwidth Product
Large Signal Voltage Gain(3)
mV
43
RL=10k to V+/2,
Full Temperature Range
GBW
10
12
RL=2k to V+/2, TA=25˚C
Output Voltage Swing Low(2)
VO = VOUT + (-VS)
Unit
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
Electrical Specifications at +3.3V
pF
86
˚
6.1
V/µs
0.006
%
Notes:
2. 100% tested at TA=25°C.
3. Guaranteed by characterization.
4. EMI rejection ratio is defined as EMIRR – 20log (VRFpeak / ΔVOS).
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
www.fairchildsemi.com
5
+VS=+5V, -VS = 0V, VCM = +VS/2, and RL = 10KΩ to +VS/2, unless otherwise noted.
Symbol
IS
ISC
EMIRR
Parameter
Supply Current(5)
Short-Circuit Output Current(5)
EMI Rejection Ratio, +IN and -IN(7)
Condition
Min.
TA=25˚C
0.9
Full Temperature Range
Sourcing VO=VCM, VIN=100mV,
TA=25˚C
60
Sourcing VO=VCM, VIN=100mV,
Full Temperature Range
48
Sinking VO=VCM, VIN=-100mV,
TA=25˚C
58
Sinking VO=VCM, VIN=-100mV,
Full Temperature Range
44
VRFpeak=100mVp, (-20dBVp)
f=900MHz
78
VRFpeak=100mVp, (-20dBVp)
f=1800MHz
87
75
2.7V≤V+≤5.5V, Vo=1V,
Full Temperature Range
74
CMRR
Common Mode Rejection Ratio(5)
-0.2V≤VCM≤V+-1.2V
77
CMIR
Input Common Mode Voltage
Range(5)
CMRR≥77dB
Average Drift(6)
IOS
90
75
2.7V≤V+≤5.5V, Vo=1V, TA=25˚C
dVIO
dB
105
dB
122
-0.2
dB
3.8
±0.3
Full Temperature Range
±1.0
±1.2
±0.4
Input Offset Current
mA
90
VRFpeak=100mVp, (-20dBVp)
f=400MHz
TA=25˚C
1.1
Unit
mA
Power Supply Rejection Ratio(5)
Input Offset Voltage(5)
Max.
1.2
PSRR
VOS
Typ.
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
Electrical Specifications at +5V
±2.0
1
V
mV
µV/°C
pA
TA=
Ibn_Char
Input Bias Current(6)
en
Input-Referred Voltage Noise
iN
Input-Referred Current Noise
TA=25˚C
0.1
Full Temperature Range
10.0
500
pA
f=1kHz
11
nV/Hz
f=10kHz
10
nV/Hz
f=1kHz
0.005
pA/Hz
Continued on the following page…
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
www.fairchildsemi.com
6
+VS=+5V, -VS = 0V, VCM = +VS/2, and RL = 10KΩ to +VS/2, unless otherwise noted.
Symbol
Parameter
Condition
Min.
RL=2k to V+/2, TA=25˚C
Output Voltage Swing High(5)
Typ.
Max.
25
39
RL=2k to V+/2,
Full Temperature Range
47
4
RL=10k to V+/2, TA=25˚C
RL=10k to V+/2,
Full Temperature Range
VO
Output Voltage Swing Low
24
RL=2k to V+/2,
Full Temperature Range
AVOL
3
RL=10k to V+/2, TA=25˚C
ROUT
RIN
Closed-Loop Impedance
9
RL=2kΩ, VO=0.15 to 2.5V,
VO=4.85 to 2.5V, TA=25˚C
105
RL=2kΩ, VO=0.15 to 2.5V,
VO=4.85 to 2.5V,
Full Temperature Range
102
RL=10kΩ, VO=0.1 to 2.5V,
VO=4.9 to 2.5V, TA=25˚C
105
RL=10kΩ, VO=0.1 to 2.5V,
VO=4.9 to 2.5V,
Full Temperature Range
102
15
mV
MHz
118
dB
120
f=6MHz
6
Ω
10
G
Common Mode
11
Differential Mode
6
Input Resistance
CIN
Input Capacitance
ΦM
Phase Margin
SR
Slew Rate
Av=+1, VO=1Vpp 10%-90%
Total Harmonic Distortion + Noise
f=1kHz, Av=1, BW=>500kHz
THD+N
38
1
Gain Bandwidth Product
Large Signal Voltage Gain(6)
mV
50
RL=10k to V+/2,
Full Temperature Range
GBW
11
13
RL=2k to V+/2, TA=25˚C
(5)
Unit
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
Electrical Specifications at +5V
pF
94
˚
6.2
V/µs
0.006
%
Notes:
5. 100% tested at TA=25°C.
6. Guaranteed by characterization.
7. EMI rejection ratio is defined as EMIRR – 20log (VRFpeak / ΔVOS).
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
www.fairchildsemi.com
7
+VS=+3.3V, -VS = 0V, VCM = +VS/2, and RL = 10KΩ to +VS/2, unless otherwise noted.
Figure 2. Supply Current vs. Supply Voltage
Figure 3. Sink Current vs. Supply Voltage
Figure 4. Source Current vs. Supply Voltage
Figure 5. Input Bias Current vs. VCM (3.3V)
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
Typical Performance Characteristics
Figure 6. Input Bias Current vs. VCM (5.0V)
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
www.fairchildsemi.com
8
+VS=+3.3V, -VS = 0V, VCM = +VS/2, and RL = 10KΩ to +VS/2, unless otherwise noted.
Figure 7. Output Swing High vs. Supply Voltage
Figure 8. Output Swing Low vs. Supply Voltage
Figure 9. Output Swing High vs. Supply Voltage
Figure 10. Output Swing Low vs. Supply Voltage
Figure 11. Output Voltage Swing vs. Load Current
at 5.0V
Figure 12. Output Voltage Swing vs. Load Current
at 3.3V
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
Typical Performance Characteristics
www.fairchildsemi.com
9
+VS=+3.3V, -VS = 0V, VCM = +VS/2, and RL = 10KΩ to +VS/2, unless otherwise noted.
Figure 13. Open-Loop Gain/Phase vs. Temperature
Figure 14. Open-Loop Gain/Phase vs. Load
Figure 15. Phase Margin vs. Capacitive Load
Figure 16. PSRR vs. Frequency
Figure 17. CMRR vs. Frequency
Figure 18. EMIRR vs. Power at 400MHz
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
Typical Performance Characteristics
www.fairchildsemi.com
10
+VS=+3.3V, -VS = 0V, VCM = +VS/2, and RL = 10KΩ to +VS/2, unless otherwise noted.
Figure 19. EMIRR vs. Power at 900MHz
Figure 20. EMIRR vs. Power at 1800MHz
Figure 21. EMIRR vs. Frequency at 5.0V
Figure 22. THD+N vs. Frequency
Figure 23. Large Signal Step Response
Figure 24. Small Signal Step Response
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
Typical Performance Characteristics
www.fairchildsemi.com
11
+VS=+3.3V, -VS = 0V, VCM = +VS/2, and RL = 10KΩ to +VS/2, unless otherwise noted.
Figure 25. Small Signal Step Response
Figure 26. Slew Rate vs. Supply Voltage
Figure 27. VOS vs. Supply Voltage
Figure 28. VOS vs. Temperature
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
Typical Performance Characteristics
www.fairchildsemi.com
12
General Description
Overdrive Recovery
The FAN4852 amplifier includes single-supply, generalpurpose amplifiers, fabricated on a CMOS process. The
input and output are rail-to-rail and the part is unity gain
stable. The typical non-inverting circuit schematic is
shown in Figure 29.
Overdrive of an amplifier occurs when the output and/or
input ranges are exceeded. The recovery time varies
based on whether the input or output is overdriven and
by how much the range is exceeded. The FAN4852
typically recovers in less than 500ns from an overdrive
condition. Figure 31 shows the FAN4852 amplifier in an
overdriven condition.
Figure 29. Typical Non-Inverting Configuration
Figure 31. Overdrive Recovery
Input Common Mode Voltage
Driving Capacitive Loads
The common mode input range includes ground. CMRR
does not degrade when input levels are kept 1.2V below
the rail. For the best CMRR when using a VS of 5V, the
maximum input voltage should 3.8V.
Figure 31 illustrates the response of the amplifier. A
small series resistance (RS) at the output, illustrated in
Figure 32, improves stability and settling performance.
RS values provided achieve maximum bandwidth with
less than 2dB of peaking. For maximum flatness, use a
larger RS. Capacitive loads larger than 500pF require
the use of RS.
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
Application Information
Figure 30. Circuit for Input Current Protection
Power Dissipation
The maximum internal power dissipation allowed is
directly related to the maximum junction temperature. If
the maximum junction temperature exceeds 150°C,
performance degradation occurs. If the maximum
junction temperature exceeds 150°C for an extended
time, device failure may occur.
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
Figure 32. Typical Topology for Driving a
Capacitive Load
Driving a capacitive load introduces phase-lag into the
output signal, which reduces phase margin in the
amplifier. The unity gain follower is the most sensitive
configuration. In a unity gain follower configuration, the
amplifier requires a 300series resistor to drive a
100pF load.
www.fairchildsemi.com
13
General layout and supply bypassing play major roles
in high-frequency performance. Fairchild evaluation
boards help guide high-frequency layout and aid in
device testing and characterization. Follow the steps
below as a basis for high-frequency layout:
Include 6.8μF and 0.01μF ceramic capacitors.
2.
Place the 6.8μF capacitor within 0.75 inches of
the power pin.
FAN4852-010
Description
Single Channel, Dual Supply
+IN 1
V+
SMA
R4 0.0
- IN 1
R2 0.0
8
1.
Evaluation Board
3 +
1
2 -
4.
Place the 0.01μF capacitor within 0.1 inches of
the power pin.
R5
50
Minimize all
inductances.
trace
lengths
to
reduce
2.
Short the output to the inverting input.
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
C9
1uF
C10
0.1uF
V+
GND
V-
V+IN 2
C11
1uF
V+
C12
0.1uF
SMA
series
R10 0.0
- IN 2
R8 0.0
5 +
7
6 4
SMA
R11
50
When evaluating only one channel, complete the
following on the unused channel:
Ground the non-inverting input.
V-
V+
Refer to the evaluation board layouts shown in Figure
33 for more information.
1.
R3
10K
R1 10K
Remove the ground plane under and around the
part, especially near the input and output pins, to
reduce parasitic capacitance.
SMA
8
3.
OUT 1
R-C4
10K
4
SMA
R6 0.0
R12 0.0
R-C8
10K
OUT 2
SMA
R9
10K
R7 10K
V-
Figure 33. Evaluation Board Schematic
PWRCON
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
Layout Considerations
www.fairchildsemi.com
14
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
Physical Dimensions
Figure 34. 8-Lead, Molded Small-Outline Package (MSOP)
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions,
specifically the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/.
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
www.fairchildsemi.com
15
FAN4852 — 9MHz Low-Power Dual CMOS Amplifier
© 2010 Fairchild Semiconductor Corporation
FAN4852 • Rev. 4.0.0
www.fairchildsemi.com
16