FAIRCHILD FAN4174

FAN4174/FAN4274
Single and Dual Ultra-Low Cost, Rail-to-Rail I/O,
CMOS Amplifiers
Features
■
■
■
■
■
■
■
Description
200µA supply current per amplifier
3.7MHz bandwidth
Output swing to within 10mV of either rail
Input voltage range exceeds the rails
3V/µs slew rate
25nV/√Hz input voltage noise
Replaces KM4170 and KM4270
The FAN4174 (single) and FAN4274 (dual) are ultra-low cost,
voltage feedback amplifiers with CMOS inputs that consume
only 200µA of supply current per amplifier while providing
±33mA of output short circuit current. These amplifiers are
designed to operate from 2.5V to 5V supplies. The common
mode voltage range extends beyond the negative and positive
rails.
The FAN4174 and FAN4274 are designed on a CMOS process
and provide 3.7MHz of bandwidth and 3V/µs of slew rate at a
supply voltage of 5V. The combination of low power, rail-to-rail
performance, low voltage operation, and tiny package options
make this amplifier family well suited for use in many general
purpose and battery powered applications.
■ FAN4174 competes with OPA340 and TLV2461;
available in lead (Pb) free SC70-5 and SOT23-5 packages
■ FAN4274 competes with OPA2340 and TLV2462;
available in lead (Pb) free MSOP-8 package
■ Fully specified at +2.7V and +5V supplies
Applications
■ Portable/battery-powered applications
■ PCMCIA, USB
Mobile communications, cellular phones, pagers
Notebooks and PDA’s
Sensor interface
A/D buffer
Active filters
Signal conditioning
Gain (dB)
■
■
■
■
■
■
.
■ Portable test instruments
8
7
6
5
4
3
2
1
0
-1
-2
-3
CL = 500pF
Rs = 165Ω
CL = 1000pF
Rs = 100Ω
CL = 2000pF
Rs = 65Ω
+
CL = 100pF
Rs = 0
Rs
5kΩ
CL
RL
5kΩ
0.1
Typical Application Diagram
CL = 50pF
Rs = 0
Vo = 50mV
1.0
10
Frequency (MHz)
+Vs
6.8µF
+
+In
0.01µF
+
Out
FAN4174
-
Rf
Rg
6.8µF
+
0.01µF
-Vs
FAN4174/FAN4274 Rev. 2D
1
www.fairchildsemi.com
©2005 Fairchild Semiconductor Corporation
FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers
April 2005
SOT23
OUT
-Vs
+IN
1
5
2
+
+Vs
FAN4174 Pin Assignments
Pin#
Pin
1
OUT
Description
Output
2
-Vs
Negative Supply
3
+IN
Positive Supply
4
-IN
Negative Input
5
+Vs
Positive Supply
-
3
4
-IN
5
+Vs
4
-IN
SC70
OUT
1
-Vs
2
+IN
3
+
FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers
FAN4174 Pin Configurations
-
FAN4274 Pin Configuration
MSOP-8
OUT1
-IN1
+IN1
-Vs
www.fairchildsemi.com
1
2
3
4
8
+
+
+Vs
7
OUT2
6
-IN2
5
+IN2
FAN4274 Pin Assignments
Pin#
Pin
1
OUT1
Description
Output, Channel 1
2
-IN1
Negative Input, Channel 1
3
+IN1
Positive Input, Channel 1
4
-Vs
5
+IN2
Positive Input, Channel 2
6
-IN2
Negative Input, Channel 2
7
OUT2
8
+Vs
2
Negative Supply
Output, Channel 2
Positive Supply
FAN4174/FAN4274 Rev. 2D
Parameter
Min.
Typ.
Junction Temperature
Storage Temperature Range
-65
Lead Temperature (Soldering, 10s)
Max.
Unit
150
°C
+150
°C
+300
°C
Thermal Resistance (θJA), 5 Lead SOT231
256
°C/W
Thermal Resistance (θJA), 5 Lead SC701
331
°C/W
Thermal Resistance (θJA), 8 Lead MSOP1
206
°C/W
Note:
1. Package thermal resistance (θJA), JEDEC standard, multi-layer test boards, still air.
Absolute Maximum Ratings
Parameter
Supply Voltage
Input Voltage Range
Min.
Max.
Unit
0
6
V
-Vs -0.5
+Vs +0.5
V
Note:
Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if operating conditions are not
exceeded.
Recommended Operating Conditions
Parameter
Operating Temperature Range
FAN4174/FAN4274 Rev. 2D
Min.
-40
3
Typ.
Max.
Unit
+85
°C
www.fairchildsemi.com
FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers
Reliability Information
FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers
Electrical Specifications at +2.7V
(VS = +2.7V, G = 2, RL = 10kΩ to VS/2, RF = 5kΩ; unless otherwise noted)
Symbol Parameter
Conditions
Min
Typ Max Units
Frequency Domain Response
UGBW
-3dB Bandwidth
BWSS
-3dB Bandwidth
GBWP
Gain Bandwidth product
tR , t F
Rise and Fall Time
G = +1
4
MHz
2.5
MHz
4
MHz
Vo = 1.0V step
300
ns
Time Domain Response
OS
Overshoot
Vo = 1.0V step
5
%
SR
Slew Rate
Vo = 3V step, G = -1
3
V/µs
HD2
2nd Harmonic Distortion
Vo =1Vpp, 10kHz
-66
dBc
HD3
3rd Harmonic Distortion
Vo =1Vpp, 10kHz
-67
dBc
THD
Total Harmonic Distortion
Vo =1Vpp, 10kHz
0.1
%
en
Input Voltage Noise
26
nV/√Hz
XTALK
Crosstalk (FAN4274)
-100
dB
Distortion and Noise Response
100kHz
DC Performance
VIO
Input Offset Voltage1
dVIO
Ibn
-6
Average Drift
Input Bias Current
Ratio1
PSRR
Power Supply Rejection
AOL
Open Loop Gain
IS
Supply Current Per Amplifier1
DC
50
DC
0
+6
mV
2.1
µV/°C
5
pA
73
dB
98
dB
200
300
µA
Input Characteristics
RIN
Input Resistance
10
GΩ
CIN
Input Capacitance
1.4
pF
CMIR
Input Common Mode Voltage Range
typical (FAN4174)
-0.3 to
2.6
V
typical (FAN4274)
-0.3 to
3.0
V
CMRR
Common Mode Rejection Ratio1
DC, VCM = 0V to 2.2V for FAN4174
50
65
dB
DC, VCM = 0V to 2.7V for FAN4274
50
65
dB
0.03
0.01 to
2.69
Output Characteristics
VO
Output Voltage Swing1
RL = 10kΩ to VS/2
RL = 1kΩ to VS/2
2.65
V
0.05 to
2.55
V
ISC
Short Circuit Output Current
+34/-12
mA
VS
Power Supply Operating Range
2.5 to
5.5
V
Notes:
1. 100% tested at 25°C.
www.fairchildsemi.com
4
FAN4174/FAN4274 Rev. 2D
(VS = +5V, G = 2, RL = 10kΩ to VS/2, RF = 5kΩ; unless otherwise noted)
Symbol Parameter
Conditions
Min
Typ Max Units
Frequency Domain Response
UGBW
-3dB Bandwidth
BWSS
-3dB Bandwidth
G = +1
3.7
2.3
MHz
MHz
GBWP
Gain Bandwidth product
3.7
MHz
Vo = 1.0V step
300
ns
Time Domain Response
tR , t F
Rise and Fall Time
OS
Overshoot
Vo = 1.0V step
5
%
SR
Slew Rate
Vo = 3V step, G = -1
3
V/µs
HD2
2nd Harmonic Distortion
Vo =1Vpp, 10kHz
-80
dBc
HD3
3rd Harmonic Distortion
Vo =1Vpp, 10kHz
-80
dBc
Vo =1Vpp, 10kHz
0.02
%
25
nV/√Hz
-100
dB
Distortion and Noise Response
THD
Total Harmonic Distortion
en
Input Voltage Noise
XTALK
Crosstalk (FAN4274)
100kHz
DC Performance
VIO
dVIO
Ibn
Input Offset Voltage1
-8
Average Drift
Input Bias Current
Ratio1
PSRR
Power Supply Rejection
AOL
Open Loop Gain
IS
Supply Current Per Amplifier1
DC
50
DC
0
+8
mV
2.9
µV/°C
5
pA
73
dB
102
dB
200
300
µA
Input Characteristics
RIN
Input Resistance
10
GΩ
CIN
Input Capacitance
1.2
pF
CMIR
Input Common Mode Voltage Range
typical
-0.3 to
5.3
V
CMRR
Common Mode Rejection Ratio1
DC, VCM = 0V to VS
58
73
dB
VO
Output Voltage Swing1
0.03
0.01 to
4.99
Output Characteristics
RL = 10kΩ to VS/2
RL = 1kΩ to VS/2
4.95
V
0.1 to
4.9
V
ISC
Short Circuit Output Current
±33
mA
VS
Power Supply Operating Range
2.5 to
5.5
V
Notes:
1. 100% tested at 25°C.
FAN4174/FAN4274 Rev. 2D
5
www.fairchildsemi.com
FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers
Electrical Specifications at +5V
(VS = +2.7, G = 2, RL = 10kΩ to VS/2, RF = 5kΩ; unless otherwise noted)
1
0
-1
-2
-3
-4
-5
-6
-7
-8
-9
-10
Figure 2. Inverting Freq. Response (+5V)
G=1
Rf = 0
Normalized Gain (dB)
Normalized Gain (dB)
Figure 1. Non-Inverting Freq. Response (+5V)
G=2
G = 10
G=5
Vo = 0.2Vpp
0.1
1.0
1
0
-1
-2
-3
-4
-5
-6
-7
-8
-9
-10
10
G = -1
G = -2
G = -10
G = -5
Vo = 0.2Vpp
0.1
1.0
Frequency (MHz)
Figure 4. Inverting Freq. Response
G=1
Rf = 0
Normalized Gain (dB)
Normalized Gain (dB)
1
0
-1
-2
-3
-4
-5
-6
-7
-8
-9
-10
G=2
G = 10
G=5
Vo = 0.2Vpp
0.1
1.0
1
0
-1
-2
-3
-4
-5
-6
-7
-8
-9
-10
10
G = -1
G = -2
G = -10
G = -5
Vo = 0.2Vpp
0.1
1.0
Frequency (MHz)
Figure 6. Frequency Response vs. RL
CL = 50pF
Rs = 0
Vo = 50mV
CL = 500pF
Rs = 165Ω
+
Gain (dB)
CL = 1000pF
Rs = 100Ω
CL = 2000pF
Rs = 65Ω
CL = 100pF
Rs = 0
Rs
5kΩ
CL
RL
5kΩ
0.1
1.0
10
8
7
6
5
4
3
2
1
0
-1
-2
-3
RL = 10kΩ
RL = 1kΩ
RL = 200Ω
RL = 50Ω
Vo = 0.2Vpp
0.1
Frequency (MHz)
www.fairchildsemi.com
10
Frequency (MHz)
Figure 5. Frequency Response vs. CL
8
7
6
5
4
3
2
1
0
-1
-2
-3
10
Frequency (MHz)
Figure 3. Non-Inverting Freq. Response
Gain (dB)
FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers
Typical Performance Characteristics
1.0
10
Frequency (MHz)
6
FAN4174/FAN4274 Rev. 2D
(VS = +2.7V, G = 2, RL = 10kΩ to VS/2, RF = 5kΩ; unless otherwise noted)
Figure 7. Large Signal Freq. Response (+5V)
Figure 8. Open Loop Gain and Phase vs. Freq.
120
Gain
Open Loop Gain (dB)
100
5
4
3
2
Vo = 1Vpp
Vo = 2Vpp
1
Vo = 4Vpp
0
-1
-2
80
60
Phase
40
0
20
-45
0
-90
-20
-3
-4
-135
-40
0.1
1.0
10
-180
1
10
100
Frequency (MHz)
10k
100k
1M
10M
Figure 10. 2nd Harmonic Distortion vs. Vo
-40
3rd; RL = 10kΩ
Distortion (dBc)
Distortion (dBc)
1k
Frequency (Hz)
Figure 9. 2nd & 3rd Harmonic Distortion
-46
-48
-50
-52
-54
-56
-58
-60
-62
-64
-66
-68
-70
Open Loop Phase (Degree)
Gain (dB)
7
6
2nd; RL = 200kΩ
3rd; RL = 1kΩ
3rd; RL = 200kΩ
2nd; RL = 10kΩ
-45
100kHz
-50
50kHz
-55
-60
20kHz
-65
10kHz
-70
-75
2nd; RL = 1kΩ
-80
-85
10
20
30
40
50
60
70
80
90
100
0.5
Frequency (kHz)
0.75
1
1.25
1.5
1.75
2
2.25
2.5
Output Amplitude (Vpp)
Figure 12. CMRR Vs = 5V
Figure 11. 3rd Harmonic Distortion vs. Vo
80
-40
100kHz
-50
70
50kHz
-55
-60
CMRR (dB)
Distortion (dBc)
-45
20kHz
-65
10kHz
-70
-75
60
50
40
-80
30
-85
0.5
0.75
1
1.25
1.5
1.75
2
2.25
2.5
10
Output Amplitude (Vpp)
FAN4174/FAN4274 Rev. 2D
100
1k
10k
100k
Frequency (Hz)
7
www.fairchildsemi.com
FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers
Typical Performance Characteristics
(VS = +2.7V, G = 2, RL = 10kΩ to VS/2, RF = 5kΩ; unless otherwise noted)
Figure 13. PSRR Vs = 5V
Figure 14. Output Swing vs. Load
80
Output Voltage (0.15V/div)
1.35
PSRR (dB)
70
60
50
40
1.05
0.75
0.45
0.15
RL = 200Ω
-0.15
RL = 75Ω
-0.45
RL = 100Ω
-0.75
RL = 1kΩ
-1.5
RL = 10kΩ
-1.35
30
10
100
1k
10k
100k
-2
Frequency (Hz)
0.5
0
-0.5
Input Voltage Noise (nV/√Hz)
1
-1
-0.5
0
0.5
1
1.5
2
Figure 16. Input Voltage Noise
1.5
G=1
-1.5
Input Voltage (0.5V/div)
Figure 15. Pulse Resp. vs. Common Mode Voltage
Output Voltage (0.25V/div)
FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers
Typical Performance Characteristics
1.2V offset
0.6V offset
no offset
-0.6V offset
-1.2V offset
-1
-1.5
Time (0.5µs/div)
75
70
65
60
55
50
45
40
35
30
25
20
15
0.1k
1k
10k
100k
1M
Frequency (Hz)
www.fairchildsemi.com
8
FAN4174/FAN4274 Rev. 2D
Overdrive Recovery
General Description
Overdrive of an amplifier occurs when the output and/or input
ranges are exceeded. The recovery time varies based on
whether the input or output is overdriven and by how much the
ranges are exceeded. The FAN4174 will typically recover in
less than 500ns from an overdrive condition.
Figure 3 shows the FAN4174 amplifier in an overdriven
condition.
The FAN4174 amplifier family are single supply, general purpose, voltage-feedback amplifiers. Fabricated on a bi-CMOS
process. The family features a rail-to-rail input and output and is
unity gain stable.
The typical non-inverting circuit schematic is shown in Figure 1.
+Vs
3.0
6.8µF
+
G=5
VS = 2.7V
2.5
Output
In
+
Voltage (V)
2.0
0.01µF
Out
FAN4174
Rout
-
1.5
Input
1.0
0.5
Rf
0
Rg
-0.5
Time (1µs/div)
0.1
Figure 1. Typical Non-inverting Configuration
Figure 3. Overdrive Recovery
Input Common Mode Voltage
Driving Capacitive Loads
The common mode input range extends to 300mV below
ground and to 100mV above Vs, in single supply operation.
Exceeding these values will not cause phase reversal. However,
if the input voltage exceeds the rails by more than 0.5V, the
input ESD devices will begin to conduct. The output will stay at
the rail during this overdrive condition. If the absolute maximum
input voltage (700mV beyond either rail) is exceeded, externally
limit the input current to ±5mA as shown in Figure 2.
The Frequency Response vs. CL plot, illustrates the response of the
FAN4174 amplifier family. A small series resistance (Rs) at the
output of the amplifier, illustrated in Figure 4, will improve stability and settling performance. Rs values in the Frequency
Response vs. CL plot were chosen to achieve maximum bandwidth with less than 2dB of peaking. For maximum flatness,
use a larger Rs. Capacitive loads larger than 500pF require the
use of Rs.
+
-
Vo
Rs
Rf
Vin
+
CL
RL
Rg
10kΩ
Figure 2. Circuit for Input Current Protection
Figure 4. Typical Topology for driving
a capacitive load
Power Dissipation
Driving a capacitive load introduces phase-lag into the output
signal, which reduces phase margin in the amplifier. The unity
gain follower is the most sensitive configuration. In a unity gain
follower configuration, the FAN4174 amplifier family requires a
300Ω series resistor to drive a 100pF load.
The maximum internal power dissipation allowed is directly
related to the maximum junction temperature. If the maximum
junction temperature exceeds 150°C, some performance
degradation will occur. If the maximum junction temperature
exceeds 150°C for an extended time, device failure may occur.
FAN4174/FAN4274 Rev. 2D
9
www.fairchildsemi.com
FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers
Application Information
General layout and supply bypassing play major roles in high
frequency performance. Fairchild has evaluation boards to use
as a guide for high frequency layout and as an aid in device testing and characterization. Follow the steps below as a basis for
high frequency layout:
• Include 6.8µF and 0.01µF ceramic capacitors
• Place the 6.8µF capacitor within 0.75 inches of the power pin
• Place the 0.01µF capacitor within 0.1 inches of the power pin
• Remove the ground plane under and around the part,
especially near the input and output pins to reduce parasitic
capacitance
• Minimize all trace lengths to reduce series inductances
Refer to the evaluation board layouts shown in Figure 6 for more
information.
When evaluating only one channel, complete the following on
the unused channel:
1. Ground the non-inverting input
2. Short the output to the inverting input
Figure 5a. FAN4174 Evaluation Board Schematic
(KEB002/KEB011)
Evaluation Board Information
The following evaluation boards are available to aid in the testing and layout of this device:
Eval Bd
Description
Products
KEB002 Single Channel, Dual Supply, FAN4174IS5X
5 and 6 lead SOT23
KEB010 Dual Channel, Dual Supply
8 lead MSOP
FAN4274IMU8X
KEB011 Single Channel, Dual Supply, FAN4174IP5X
5 and 6 lead SC70
Evaluation board schematics are shown in Figures 5a and 5b,
layouts are shown in Figure 6a through 6d.
Figure 5b. FAN4274 Evaluation Board Schematic
(KEB010)
FAN4174/FAN4274 Rev. 2D
10
www.fairchildsemi.com
FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers
Layout Considerations
Figure 6a: KEB002 (top side)
Figure 6b: KEB002 (bottom side)
Figure 6c: KEB010 (top side)
Figure 6d: KEB010 (bottom side)
FAN4174/FAN4274 Rev. 2D
11
www.fairchildsemi.com
FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers
Evaluation Board Layout
SOT-23
CL
b
DATUM 'A'
FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers
Mechanical Dimensions
e
2
CL
CL
E
E1
α
e1
C
D
A2
CL
b
e
L
CL
CL
HE
SYMBOL
e
D
b
E
HE
Q1
A2
A1
A
c
L
E
Q1
NOTE:
CL
A2
1.
2.
3.
4.
A1
MSOP
e
All dimensions are in millimeters.
Dimensions are inclusive of plating.
Dimensions are exclusive of mold flashing and metal burr.
All speccifications comply to EIAJ SC70.
02
S
MSOP-8
t1
R1
t2
E/2 2X
–H–
3
7
–B–
2
E1
R
Gauge
Plane
0.25mm
L1
b
ccc A B C
2
01
L
03
E3
E4
1
c
Detail A
Scale 40:1
c1
2
4
6
–C–
D2
A2
bbb M A B C
A
Detail A
E1
E
D
3
E2
A
–A–
A1
b1
Section A - A
5
A
b
aaa A
4
NOTE:
1 All dimensions are in millimeters (angle in degrees), unless otherwise specified.
www.fairchildsemi.com
MIN
MAX
0.65 BSC
1.80
2.20
0.15
0.30
1.15
1.35
1.80
2.40
0.10
0.40
0.80
1.00
0.00
0.10
0.80
1.10
0.10
0.18
1.10
0.30
C
D
A
MAX
1.45
0.15
1.30
0.50
0.20
3.10
3.00
1.75
0.55
0.95 ref
1.90 ref
0
10
1. All dimensions are in millimeters.
2 Foot length measured reference to flat
foot surface parallel to DATUM 'A' and lead surface.
3. Package outline exclusive of mold flash & metal burr.
4. Package outline inclusive of solder plating.
5. Comply to EIAJ SC74A.
6. Package ST 0003 REV A supercedes SOT-D-2005 REV C.
A1
SC70
MIN
0.90
0.00
0.90
0.25
0.09
2.80
2.60
1.50
0.35
NOTE:
CL
A
SYMBOL
A
A1
A2
b
C
D
E
E1
L
e
e1
α
2
Datums – B – and – C – to be determined at datum plane – H – .
3
Dimensions "D" and "E1" are to be determined at datum – H – .
4
Dimensions "D2" and "E2" are for top package and dimensions "D" and "E1" are for bottom package.
5
Cross sections A – A to be determined at 0.13 to 0.25mm from the leadtip.
6
Dimension "D" and "D2" does not include mold flash, protrusion or gate burrs.
7
Dimension "E1" and "E2" does not include interlead flash or protrusion.
12
SYMBOL
MIN
A
1.10
A1
0.10
A2
0.86
D
3.00
D2
2.95
E
4.90
E1
3.00
E2
2.95
E3
0.51
E4
0.51
R
0.15
R1
0.15
t1
0.31
t2
0.41
b
0.33
b1
0.30
c
0.18
c1
0.15
01
3.0
02
12.0
03
12.0
L
0.55
L1
0.95 BSC
aaa
0.10
bbb
0.08
ccc
0.25
e
0.65 BSC
S
0.525 BSC
MAX
–
0.05
0.08
0.10
0.10
0.15
0.10
0.10
0.13
0.13
+0.15/-0.06
+0.15/-0.06
0.08
0.08
+0.07/-0.08
0.05
0.05
+0.03/-0.02
3.0
3.0
3.0
0.15
–
–
–
–
–
–
FAN4174/FAN4274 Rev. 2D
Model
Part Number
Lead Free
Package
Container
Pack Qty.
FAN4174
FAN4174IS5X_NL
Yes
SOT23-5
Reel
3000
FAN4174
FAN4174IP5X_NL
Yes
SC70-5
Reel
3000
FAN4274
FAN4274IMU8X
Yes
MSOP-8
Reel
3000
Temperature Range: -40°C to +85°C
FAN4174/FAN4274 Rev. 2D
13
www.fairchildsemi.com
FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers
Ordering Information
7KHIROORZLQJDUHUHJLVWHUHGDQGXQUHJLVWHUHGWUDGHPDUNV)DLUFKLOG6HPLFRQGXFWRURZQVRULVDXWKRUL]HGWRXVHDQGLV
QRWLQWHQGHGWREHDQH[KDXVWLYHOLVWRIDOOVXFKWUDGHPDUNV
$&([Œ
,QWHOOL0$;Œ
)$67¡
$FWLYH$UUD\Œ
,623/$1$5Œ
)$67UŒ
%RWWRPOHVVŒ
/LWWOH)(7Œ
)36Œ
&RRO)(7Œ
0,&52&283/(5Œ
)5)(7Œ
&526692/7Œ *OREDO2SWRLVRODWRUŒ 0LFUR)(7Œ
'20(Œ
0LFUR3DNŒ
*72Œ
(FR63$5.Œ +L6H&Œ
0,&52:,5(Œ
(&026Œ
06;Œ
,&Œ
(Q6LJQDŒ
06;3URŒ
L/RŒ
)$&7Œ
,PSOLHG'LVFRQQHFWŒ 2&;Œ
)$&74XLHW6HULHVŒ
2&;3URŒ
¡
$FURVVWKHERDUG$URXQGWKHZRUOGΠ2372/2*,&
23723/$1$5Œ
¡
7KH3RZHU)UDQFKLVH
3$&0$1Œ
3URJUDPPDEOH$FWLYH'URRSŒ
323Œ
3RZHUŒ
3RZHU(GJHŒ
3RZHU6DYHUŒ
3RZHU7UHQFK¡
4)(7¡
46Œ
472SWRHOHFWURQLFVŒ
4XLHW6HULHVŒ
5DSLG&RQILJXUHŒ
5DSLG&RQQHFWŒ
M6HU'HVŒ
6,/(176:,7&+(5¡
60$5767$57Œ
630Œ
6WHDOWKŒ
6XSHU)(7Œ
6XSHU627Œ
6XSHU627Œ
6XSHU627Œ
6\QF)(7Œ
7LQ\/RJLF¡
7,1<2372Œ
7UX7UDQVODWLRQŒ
8+&Œ
8OWUD)(7¡
8QL)(7Œ
9&;Œ
',6&/$,0(5
)$,5&+,/'6(0,&21'8&7255(6(59(67+(5,*+7720$.(&+$1*(6:,7+287)857+(5127,&(72$1<
352'8&76+(5(,172,03529(5(/,$%,/,7<)81&7,2125'(6,*1)$,5&+,/''2(6127$6680($1</,$%,/,7<
$5,6,1*2872)7+($33/,&$7,212586(2)$1<352'8&725&,5&8,7'(6&5,%('+(5(,11(,7+(5'2(6,7
&219(<$1</,&(16(81'(5,763$7(175,*+761257+(5,*+762)27+(56
/,)(683325732/,&<
)$,5&+,/'¶6352'8&76$5(127$87+25,=(')2586($6&5,7,&$/&20321(176,1/,)(6833257
'(9,&(6256<67(06:,7+2877+((;35(66:5,77(1$33529$/2))$,5&+,/'6(0,&21'8&725&25325$7,21
$V XVHG KHUHLQ
$FULWLFDOFRPSRQHQWLVDQ\FRPSRQHQWRIDOLIH
/LIH VXSSRUW GHYLFHV RU V\VWHPV DUH GHYLFHV RU
VXSSRUWGHYLFHRUV\VWHPZKRVHIDLOXUHWRSHUIRUPFDQ
V\VWHPVZKLFKDDUHLQWHQGHGIRUVXUJLFDOLPSODQWLQWR
EHUHDVRQDEO\H[SHFWHGWRFDXVHWKHIDLOXUHRIWKHOLIH
WKH ERG\ RU E VXSSRUW RU VXVWDLQ OLIH RU F ZKRVH
VXSSRUW GHYLFH RU V\VWHP RU WR DIIHFW LWV VDIHW\ RU
IDLOXUH WR SHUIRUP ZKHQ SURSHUO\ XVHG LQ DFFRUGDQFH
ZLWKLQVWUXFWLRQVIRUXVHSURYLGHGLQWKHODEHOLQJFDQEH
HIIHFWLYHQHVV
UHDVRQDEO\H[SHFWHGWRUHVXOWLQVLJQLILFDQWLQMXU\WRWKH
XVHU
352'8&767$786'(),1,7,216
'HILQLWLRQ RI 7HUPV
'DWDVKHHW ,GHQWLILFDWLRQ
3URGXFW6WDWXV
'HILQLWLRQ
$GYDQFH,QIRUPDWLRQ
)RUPDWLYHRU
,Q'HVLJQ
7KLV GDWDVKHHW FRQWDLQV WKH GHVLJQ VSHFLILFDWLRQV IRU
SURGXFWGHYHORSPHQW6SHFLILFDWLRQVPD\FKDQJHLQ
DQ\PDQQHUZLWKRXWQRWLFH
3UHOLPLQDU\
)LUVW3URGXFWLRQ
7KLVGDWDVKHHWFRQWDLQVSUHOLPLQDU\GDWDDQG
VXSSOHPHQWDU\GDWDZLOOEHSXEOLVKHGDWDODWHUGDWH
)DLUFKLOG6HPLFRQGXFWRUUHVHUYHVWKHULJKWWRPDNH
FKDQJHVDWDQ\WLPHZLWKRXWQRWLFHLQRUGHUWRLPSURYH
GHVLJQ
1R,GHQWLILFDWLRQ1HHGHG
)XOO3URGXFWLRQ
7KLV GDWDVKHHW FRQWDLQV ILQDO VSHFLILFDWLRQV )DLUFKLOG
6HPLFRQGXFWRUUHVHUYHVWKHULJKWWRPDNHFKDQJHVDW
DQ\WLPHZLWKRXWQRWLFHLQRUGHUWRLPSURYHGHVLJQ
2EVROHWH
1RW,Q3URGXFWLRQ
7KLV GDWDVKHHW FRQWDLQV VSHFLILFDWLRQV RQ D SURGXFW
WKDWKDVEHHQGLVFRQWLQXHGE\)DLUFKLOGVHPLFRQGXFWRU
7KHGDWDVKHHWLVSULQWHGIRUUHIHUHQFHLQIRUPDWLRQRQO\
5HY,
FAN4174/FAN4274 Rev. 2D
14
www.fairchildsemi.com
FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers
75$'(0$5.6