FAIRCHILD SPT7863SCS

SPT7863
10-BIT, 40 MSPS, 160 mW A/D CONVERTER
TECHNICAL DATA
AUGUST 21, 2001
FEATURES
APPLICATIONS
•
•
•
•
•
•
•
•
•
•
• All high-speed applications where low power
dissipation is required
• Video imaging
• Medical imaging
• Radar receivers
• IR imaging
• Digital communications
Monolithic 40 MSPS converter
160 mW power dissipation
On-chip track-and-hold
Single +5 V power supply
TTL/CMOS outputs
5 pF input capacitance
Low cost
Tri-state output buffers
High ESD protection: 3,500 V minimum
Selectable +3 V or +5 V logic I/O
GENERAL DESCRIPTION
The SPT7863 is a 10-bit monolithic, low-cost, ultralowpower analog-to-digital converter capable of minimum
word rates of 40 MSPS. The on-chip track-and-hold function assures very good dynamic performance without the
need for external components. The input drive requirements are minimized due to the SPT7863’s low input
capacitance of only 5 pF.
SPT7863 is pin-compatible with an entire family of 10-bit,
CMOS converters (SPT7835/40/50/55/60/61), which simplifies upgrades. The SPT7863 has incorporated proprietary circuit design and CMOS processing technologies to
achieve its advanced performance. Inputs and outputs are
TTL/CMOS-compatible to interface with TTL/CMOS logic
systems. Output data format is straight binary.
Power dissipation is extremely low at only 160 mW typical
at 40 MSPS with a power supply of +5.0 V. The digital outputs are +3 V or +5 V, and are user selectable. The
The SPT7863 is available in 28-lead SOIC and 32-lead
small (7 mm square) TQFP packages over the commercial temperature range.
BLOCK DIAGRAM
ADC Section 1
AIN
1:16
Mux
T/H
AutoZero
CMP
11-Bit
SAR
D10 Overrange
11
D9 (MSB)
11
CLK In
..
.
P2
Timing
P15
and
Control
Enable
P16
..
.
ADC Section 15
..
. 11
..
.
ADC Section 2
ADC Section 16
T/H
Data
Valid
D8
DAC
P1
AutoZero
CMP
11
11-Bit
SAR
D7
11
11-Bit
16:1
Mux/
Error
Correction
D6
D5
D4
D3
11
D2
DAC
D1
Ref
In
Reference Ladder
VREF
D0 (LSB)
ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur)1 25 °C
Supply Voltages
AVDD ...................................................................... +6 V
DVDD ..................................................................... +6 V
Output
Digital Outputs ................................................... 10 mA
Temperature
Operating Temperature ................................ 0 to 70 °C
Junction Temperature ........................................ 175 °C
Lead Temperature, (soldering 10 seconds) ....... 300 °C
Storage Temperature ............................ –65 to +150 °C
Input Voltages
Analog Input .............................. –0.5 V to AVDD +0.5 V
VREF .............................................................. 0 to AVDD
CLK Input ............................................................... VDD
AVDD – DVDD .................................................. ±100 mV
AGND – DGND .............................................. ±100 mV
Note: 1. Operation at any Absolute Maximum Rating is not implied. See
Electrical Specifications for proper nominal applied conditions
in typical applications.
ELECTRICAL SPECIFICATIONS
TA=TMIN to TMAX, AVDD=DVDD=OVDD=+5.0 V, VIN=0 to 4 V, ƒS=40 MSPS, VRHS=4.0 V, VRLS=0.0 V, unless otherwise specified.
PARAMETERS
TEST
CONDITIONS
TEST
LEVEL
Resolution
DC Accuracy
Integral Linearity Error (ILE)
Differential Linearity Error (DLE)
No Missing Codes
Analog Input
Input Voltage Range
Input Resistance
Input Capacitance
Input Bandwidth
Offset
Gain Error
MIN
SPT7863
TYP
MAX
10
UNITS
Bits
51% duty cycle
VI
VI
VI
(Small Signal)
±1.0
±0.5
Guaranteed
VI
IV
V
V
V
V
VRLS
50
V
kΩ
pF
MHz
LSB
%
600
Ω
MHz
5.0
±2.0
±0.2
VI
V
300
100
IV
IV
V
V
V
0
3.0
1.0
Reference Settling Time
VRHS
VRLS
V
V
Conversion Characteristics
Maximum Conversion Rate
Minimum Conversion Rate
Pipeline Delay (Latency)
Aperture Delay Time
Aperture Jitter Time
VI
IV
IV
V
V
500
150
4.0
90
75
2.0
AVDD
5.0
Clock Cycles
Clock Cycles
4.0
30
MHz
MHz
Clock Cycles
ns
ps (p-p)
9.2
8.7
Bits
Bits
57
54
dB
dB
12
55
V
V
V
mV
mV
15
20
40
2
VI
V
VI
V
VRHS
250
Reference Input
Resistance
Bandwidth
Voltage Range
VRLS
VRHS
VRHS – VRLS
∆(VRHF – VRHS)
∆(VRLS – VRLF)
Dynamic Performance
Effective Number of Bits (ENOB)
ƒIN = 3.58 MHz
ƒIN = 10 MHz
Signal-to-Noise Ratio (SNR)
(without Harmonics)
ƒIN = 3.58 MHz
ƒIN = 10 MHz
LSB
LSB
SPT7863
2
8/21/01
ELECTRICAL SPECIFICATIONS
TA=TMIN to TMAX, AVDD=DVDD=OVDD=+5.0 V, VIN=0 to 4 V, ƒS=40 MSPS, VRHS=4.0 V, VRLS=0.0 V, unless otherwise specified.
PARAMETERS
Dynamic Performance
Total Harmonic Distortion (THD)
ƒIN = 3.58 MHz
ƒIN = 10 MHz
Signal-to-Noise and Distortion
(SINAD)
ƒIN = 3.58 MHz
ƒIN = 10 MHz
Spurious Free Dynamic Range
Differential Phase
Differential Gain
TEST
CONDITIONS
TEST
LEVEL
ƒIN = 3.580 MHz
Inputs
Logic 1 Voltage
Logic 0 Voltage
Maximum Input Current Low
Maximum Input Current High
Input Capacitance
Digital Outputs
Logic 1 Voltage
Logic 0 Voltage
tRISE
tFALL
Output Enable to Data Output Delay
IOH = 0.5 mA
IOL = 1.6 mA
15 pF load
15 pF load
20 pF load, TA = +25 °C
50 pF load over temp.
Power Supply Requirements
Voltages
OVDD
DVDD
AVDD
Currents
AIDD
DIDD
Power Dissipation
TEST LEVEL CODES
All electrical characteristics are subject to the
following conditions:
All parameters having min/max specifications
are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank section in the data
column indicates that the specification is not
tested at the specified condition.
LEVEL
I
II
III
IV
V
VI
MIN
SPT7863
TYP
VI
V
64
67
62
VI
V
V
V
V
54
57
54
70
±0.3
±0.3
VI
VI
VI
VI
VI
2.0
MAX
dB
dB
dB
dB
dB
Degree
%
0.8
+10
+10
–10
–10
+5
VI
VI
V
V
V
V
3.5
IV
IV
IV
VI
VI
VI
3.0
4.75
4.75
0.4
10
10
10
22
5.0
5.0
17
16
160
UNITS
5.0
5.25
5.25
21
21
210
V
V
µA
µA
pF
V
V
ns
ns
ns
ns
V
V
V
mA
mA
mW
TEST PROCEDURE
100% production tested at the specified temperature.
100% production tested at TA = +25 °C, and sample tested at the
specified temperatures.
QA sample tested only at the specified temperatures.
Parameter is guaranteed (but not tested) by design and characterization data.
Parameter is a typical value for information purposes only.
100% production tested at TA = +25 °C. Parameter is guaranteed
over specified temperature range.
SPT7863
3
8/21/01
SPECIFICATION DEFINITIONS
APERTURE DELAY
DIFFERENTIAL LINEARITY ERROR (DLE)
Aperture delay represents the point in time, relative to the
rising edge of the CLOCK input, that the analog input is
sampled.
Error in the width of each code from its theoretical value.
(Theoretical = VFS/2N)
INTEGRAL LINEARITY ERROR (ILE)
APERTURE JITTER
Linearity error refers to the deviation of each individual
code (normalized) from a straight line drawn from –FS
through +FS. The deviation is measured from the edge of
each particular code to the true straight line.
The variations in aperture delay for successive samples.
CLOCK DUTY CYCLE
Ratio of positive clock time (tCH) to total clock period (tCLK)
times 100%.
t
Duty Cycle = CH X 100%
tCLK
OUTPUT DELAY
Time between the clock’s triggering edge and output data
valid.
OVERVOLTAGE RECOVERY TIME
DIFFERENTIAL GAIN (DG)
The time required for the ADC to recover to full accuracy
after an analog input signal 125% of full scale is reduced
to 50% of the full-scale value.
A signal consisting of a sine wave superimposed on various DC levels is applied to the input. Differential gain is the
maximum variation in the sampled sine wave amplitudes
at these DC levels.
SIGNAL-TO-NOISE RATIO (SNR)
The ratio of the fundamental sinusoid power to the total
noise power. Harmonics are excluded.
DIFFERENTIAL PHASE (DP)
A signal consisting of a sine wave superimposed on various DC levels is applied to the input. Differential phase is
the maximum variation in the sampled sine wave phases
at these DC levels.
SIGNAL-TO-NOISE AND DISTORTION (SINAD)
The ratio of the fundamental sinusoid power to the total
noise and distortion power.
EFFECTIVE NUMBER OF BITS (ENOB)
TOTAL HARMONIC DISTORTION (THD)
SINAD = 6.02N + 1.76, where N is equal to the effective
number of bits.
N=
The ratio of the total power of the first 9 harmonics to the
power of the measured sinusoidal signal.
SINAD – 1.76
6.02
SPURIOUS FREE DYNAMIC RANGE (SFDR)
The ratio of the fundamental sinusoidal amplitude to the
single largest harmonic or spurious signal.
INPUT BANDWIDTH
Small signal (50 mV) bandwidth (3 dB) of analog input
stage.
SPT7863
4
8/21/01
Figure 1A – Timing Diagram 1
1
11
13
9
3
17
ANALOG IN
7
5
15
CLOCK IN
SAMPLING
CLOCK
(Internal)
INVALID
VALID
DATA OUTPUT
1
2
3
4
5
DATA VALID
Figure 1B – Timing Diagram 2
tCLK
tC
tCH
tCL
CLOCK IN
DATA
OUTPUT
Data 0
Data 1
Data 3
Data 2
tOD
DATA VALID
tS
tCH
tS
tCL
Table I – Timing Parameters
DESCRIPTION
PARAMETERS
MIN
tC
tCLK
ns
Clock Period
tCLK
25
ns
Clock to Output Delay (15 pF Load)
tOD
17
ns
tS
10
ns
Conversion Time
Clock to DAV
TYP
MAX
UNITS
SPT7863
5
8/21/01
Figure 2 – Typical Interface Circuit
Ref In
(+4 V)
DAV
VRHF
VRHS
VRLS
VRLF
VIN
VIN
SPT7863
SPT7860
VCAL
CLK IN
3.3/5
DGND
D4
Interfacing
Logics
D3
D2
D1
D0
CLK
AVDD
D10
D9
D8
D7
D6
D5
DVDD
AGND
EN
DGND* DVDD
3.3/5
Enable/Tri-State
(Enable = Active Low)
+A5
L1
AGND
+A5
+
10 µF
+5 V
Analog
+5 V
Analog
RTN
3.3/5
DGND
*To reduce the possibility of latch-up, avoid
connecting the DGND pins of the ADC to the
digital ground of the system.
+
10 µF
+5 V
Digital
RTN
+5 V
Digital
NOTES: 1) L1 is to be located as closely to the device as possible.
2) All capacitors are 0.1 µF surface-mount unless otherwise specified.
3) L1 is a 10 µH inductor or a ferrite bead.
TYPICAL INTERFACE CIRCUIT
OPERATING DESCRIPTION
Very few external components are required to achieve the
stated device performance. Figure 2 shows the typical interface requirements when using the SPT7863 in normal
circuit operation. The following sections provide descriptions of the major functions and outline critical performance criteria to consider for achieving the optimal device
performance.
The general architecture for the CMOS ADC is shown in
the block diagram. The design contains 16 identical successive approximation ADC sections, all operating in parallel, a 16-phase clock generator, an 11-bit 16:1 digital
output multiplexer, correction logic, and a voltage reference generator that provides common reference levels for
each ADC section.
POWER SUPPLIES AND GROUNDING
The high sample rate is achieved by using multiple SAR
ADC sections in parallel, each of which samples the input
signal in sequence. Each ADC uses 16 clock cycles to
complete a conversion. The clock cycles are allocated as
shown in table II.
Fairchild suggests that both the digital and the analog supply voltages on the SPT7863 be derived from a single analog supply as shown in figure 2. A separate digital supply
should be used for all interface circuitry. Fairchild suggests
using this power supply configuration to prevent a possible
latch-up condition on powerup.
SPT7863
6
8/21/01
Table II – Clock Cycles
Clock
1
2
3
4
5-15
16
Figure 3 – Ladder Force/Sense Circuit
Operation
Reference zero sampling
Auto-zero comparison
Auto-calibrate comparison
Input sample
11-bit SAR conversion
Data transfer
AGND
+
–
VRHF
VRHS
The 16-phase clock, which is derived from the input clock,
synchronizes these events. The timing signals for adjacent
ADC sections are shifted by one clock cycle so that the
analog input is sampled on every cycle of the input clock
by exactly one ADC section. After 16 clock periods, the
timing cycle repeats. The latency from analog input
sample to the corresponding digital output is 12 clock
cycles.
VRLS
–
+
VRLF
VIN
• Since only 16 comparators are used, a huge power
savings is realized.
• The auto-zero operation is done using a closed loop
system that uses multiple samples of the comparator’s
response to a reference zero.
• The auto-calibrate operation, which calibrates the gain
of the MSB reference and the LSB reference, is also
done with a closed loop system. Multiple samples of the
gain error are integrated to produce a calibration voltage for each ADC section.
• Capacitive displacement currents, which can induce
sampling error, are minimized since only one comparator samples the input during a clock cycle.
• The total input capacitance is very low since sections of
the converter that are not sampling the signal are isolated from the input by transmission gates.
All capacitors are 0.01 µF
Figure 4 – Reference Ladder
+4.0 V
External
Reference
90 mV
VRHS
(+3.91 V)
R/2
R
R
R
R=30 W (typ)
All capacitors are 0.01 µF
R
VOLTAGE REFERENCE
R
The SPT7863 requires the use of a single external voltage
reference for driving the high side of the reference ladder.
It must be within the range of 3 V to 5 V. The lower side of
the ladder is typically tied to AGND (0.0 V), but can be run
up to 2.0 V with a second reference. The analog input voltage range will track the total voltage difference measured
between the ladder sense lines, VRHS and VRLS.
R
VRLS
(0.075 V)
VRLF
(AGND)
0.0 V
Force and sense taps are provided to ensure accurate
and stable setting of the upper and lower ladder sense line
voltages across part-to-part and temperature variations.
By using the configuration shown in figure 3, offset and
gain errors of less than ±2 LSB can be obtained.
75 mV
R/2
(chip cap preferred) to minimize high-frequency noise injection. If this simplified configuration is used, the following
considerations should be taken into account.
The reference ladder circuit shown in figure 4 is a simplified representation of the actual reference ladder with
force and sense taps shown. Due to the actual internal
structure of the ladder, the voltage drop from VRHF to VRHS
is not equivalent to the voltage drop from VRLF to VRLS.
In cases where wider variations in offset and gain can be
tolerated, VREF can be tied directly to VRHF, and AGND can
be tied directly to VRLF as shown in figure 4. Decouple
force and sense lines to AGND with a .01 µF capacitor
SPT7863
7
8/21/01
Typically, the top side voltage drop for VRHF to VRHS will
equal:
Upon powerup, the SPT7863 begins its calibration algorithm. In order to achieve the calibration accuracy required, the offset and gain adjustment step size is a fraction of a 10-bit LSB. Since the calibration algorithm is an
oversampling process, a minimum of 10,000 clock cycles
are required. This results in a minimum calibration time
upon powerup of 250 µsec (for a 40 MHz clock). Once
calibrated, the SPT7863 remains calibrated over time and
temperature.
VRHF – VRHS = 2.25 % of (VRHF – VRLF) (typical),
and the bottom side voltage drop for VRLS to VRLF will
equal:
VRLS – VRLF = 1.9 % of (VRHF – VRLF) (typical).
Figure 4 shows an example of expected voltage drops for
a specific case. VREF of 4.0 V is applied to VRHF, and VRLF
is tied to AGND. A 90 mV drop is seen at VRHS (= 3.91 V),
and a 75 mV increase is seen at VRLS (= 0.075 V).
Since the calibration cycles are initiated on the rising edge
of the clock, the clock must be continuously applied for the
SPT7863 to remain in calibration.
ANALOG INPUT
INPUT PROTECTION
VIN is the analog input. The input voltage range is from
VRLS to VRHS (typically 4.0 V) and will scale proportionally
with respect to the voltage reference. (See voltage reference section.)
All I/O pads are protected with an on-chip protection
circuit shown in figure 6. This circuit provides ESD robustness to 3.5 kV and prevents latch-up under severe discharge conditions without degrading analog transition
times.
The drive requirements for the analog inputs are very
minimal when compared to most other converters due to
the SPT7863’s extremely low input capacitance of only
5 pF and very high input resistance in excess of 50 kΩ.
Figure 6 – On-Chip Protection Circuit
VDD
The analog input should be protected through a series
resistor and diode clamping circuit as shown in figure 5.
120 W
Figure 5 – Recommended Input Protection Circuit
+V
Analog
120 W
AVDD
Pad
D1
Buffer
ADC
47 W
D2
POWER SUPPLY SEQUENCING CONSIDERATIONS
All logic inputs should be held low until power to the device
has settled to the specific tolerances. Avoid power decoupling networks with large time constants that could delay
VDD power to the device.
–V
D1 = D2 = Hewlett-Packard HP5712 or equivalent
CALIBRATION
The SPT7863 uses an auto-calibration scheme to ensure
10-bit accuracy over time and temperature. Gain and offset errors are continually adjusted to 10-bit accuracy
during device operation. This process is completely transparent to the user.
SPT7863
8
8/21/01
CLOCK INPUT
DIGITAL OUTPUTS
The SPT7863 is driven from a single-ended TTL-input
clock. Because of the aggressive design of the SPT7863,
its clock duty cycle ranges from 40% to 51% (see figure 7
– DLE vs Clock Duty Cycle). Operation beyond 51% duty
cycle may result in missing codes.
The digital outputs (D0–D10) are driven by a separate
supply (OVDD) ranging from +3 V to +5 V. This feature
makes it possible to drive the SPT7863’s TTL/CMOScompatible outputs with the user’s logic system supply.
The format of the output data (D0–D9) is straight binary.
(See table III.) The outputs are latched on the rising edge
of CLK. These outputs can be switched into a tri-state
mode by bringing EN high.
Figure 7 – DLE vs Clock Duty Cycle
2.0
1.8
Table III – Output Data Information
1.6
ANALOG INPUT
OVERRANGE
OUTPUT CODE
D10
D9–D0
+F.S. + 1/2 LSB
1
11 1111 1111
+F.S. –1/2 LSB
0
1 1 1 1 1 1 1 1 1Ø
+1/2 F.S.
0
ØØ ØØØØ ØØØØ
+1/2 LSB
0
00 0000 000Ø
0.0 V
0
00 0000 0000
(Ø indicates the flickering bit between logic 0 and 1.)
1.4
1.2
1.0
0.8
LSB
0.6
0.4
0.2
0.0
–0.2
OVERRANGE OUTPUT
The OVERRANGE OUTPUT (D10) is an indication that
the analog input signal has exceeded the positive fullscale input voltage by 1 LSB. When this condition occurs,
D10 will switch to logic 1. All other data outputs (D0 to D9)
will remain at logic 1 as long as D10 remains at logic 1.
This feature makes it possible to include the SPT7863 in
higher resolution systems.
–0.4
–0.6
–0.8
–1.0
–1.2
38
40
42
44
46
48
50
Clock Duty Cycle (%)
52
54
56
EVALUATION BOARD
Figure 8 – ILE vs Clock Duty Cycle
LSB
2.8
2.4
2.0
1.6
1.2
0.8
0.4
0.0
–0.4
–0.8
–1.2
–1.6
–2.0
–2.4
–2.8
38
The EB7863 evaluation board is available to aid designers
in demonstrating the full performance of the SPT7863.
This board includes a reference circuit, clock driver circuit,
output data latches, and an on-board reconstruction of the
digital data. An application note describing the operation
of this board, as well as information on the testing of the
SPT7863, is also available. Contact the factory for price
and availability.
40
42
44
46
48
50
Clock Duty Cycle (%)
52
54
56
SPT7863
9
8/21/01
PACKAGE OUTLINES
28-Lead SOIC
SYMBOL
A
B
C
D
E
F
G
H
I
28
I H
1
INCHES
MIN
MAX
0.699
0.709
0.005
0.011
0.050 typ
0.018 typ
0.0077
0.0083
0.090
0.096
0.031
0.039
0.396
0.416
0.286
0.292
MILLIMETERS
MIN
MAX
17.75
18.01
0.13
0.28
1.27 typ
0.46 typ
0.20
0.21
2.29
2.44
0.79
0.99
10.06
10.57
7.26
7.42
INCHES
MIN
MAX
0.346
0.362
0.272
0.280
0.346
0.362
0.272
0.280
0.031 typ
0.012
0.016
0.053
0.057
0.002
0.006
0.037
0.041
0.007
0°
7°
0.020
0.030
MILLIMETERS
MIN
MAX
8.80
9.20
6.90
7.10
8.80
9.20
6.90
7.10
0.80 BSC
0.30
0.40
1.35
1.45
0.05
0.15
0.95
1.05
0.17
0°
7°
0.50
0.75
A
F
B
C
D
H
G
E
32-Lead TQFP
G H
A
B
C
SYMBOL
A
B
C
D
E
F
G
H
I
J
K
L
D
I
J
E
F
K
L
SPT7863
10
8/21/01
PIN ASSIGNMENTS
AGND
PIN FUNCTIONS
28
1
D10
2
27 D9
VRHS 3
26 D8
VRHF
N/C
VRLS 5
VRLF
6
VIN
7
AGND
VCAL
Analog Ground
VRHF
Reference High Force
VRHS
Reference High Sense
VRLS
Reference Low Sense
24 D6
VRLF
Reference Low Force
VCAL
Calibration Reference
VIN
Analog Input
AVDD
Analog VDD
DVDD
Digital VDD
23 D5
SOIC
Function
AGND
D7
25
4
Name
22
OVDD
8
21
OGND
9
20 D4
DGND
Digital Ground
AVDD 10
19
D3
CLK
Input Clock ƒCLK = FS (TTL)
DVDD 11
18
D2
17 D1
DGND 12
CLK 13
16
D0
DAV 14
15
EN
D9
D8
27
26
25
28
D10
AGND
30
29
31
VRHF
32
AGND
VRLS
VRHS
VRLF
1
24
D7
VIN
2
23
D6
AGND
3
22
D5
AGND
4
21
OVDD
TQFP
VCAL
5
20
OGND
AVDD
6
19
D4
AVDD
7
18
D3
DVDD
8
17
D2
EN
Output Enable
D0–9
Tri-State Data Output, (D0=LSB)
D10
Tri-State Output Overrange
DAV
Data Valid Output
OVDD
Digital Output Supply
OGND
Digital Output Ground
N/C
No Connect
D1
EN
16
14
CLK
DAV
15 D0
13
11 DGND
DVDD
DGND
12
9
10
ORDERING INFORMATION
PART NUMBER
TEMPERATURE RANGE
PACKAGE TYPE
SPT7863SCS
0 to +70 °C
28L SOIC
SPT7863SCT
0 to +70 °C
32L TQFP
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO
IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR
USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR
THE RIGHTS OF OTHERS.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS
WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems which, (a) are
intended for surgical implant into the body, or (b) support or sustain life,
and whose failure to perform, when properly used in accordance with
instructions for use provided in the labeling, can be reasonably
expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or
system whose failure to perform can be reasonably expected to cause
the failure of the life support device or system, or to affect its safety or
effectiveness.
www.fairchildsemi.com
© Copyright 2002 Fairchild Semiconductor Corporation
SPT7863
11
8/21/01