MC100LVEL91 3.3 V Triple LVPECL Input to −3.3 V to −5.0 V ECL Output Translator Description The MC100LVEL91 is a triple LVPECL input to ECL output translator. The device receives low voltage differential PECL signals, determined by the VCC supply level, and translates them to differential −3.3 V to −5.0 V ECL output signals. To accomplish the level translation the LVEL91 requires three power rails. The VCC supply should be connected to the positive supply, and the VEE pin should be connected to the negative power supply. The GND pins are connected to the system ground plane. Both VEE and VCC should be bypassed to ground via 0.01 mF capacitors. Under open input conditions, the D input will be biased at VCC/2 and the D input will be pulled to GND. This condition will force the Q output to a low, ensuring stability. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open. Features MARKING DIAGRAM* 20 MC100LVEL91 AWLYYWWG 1 SO−20 DW SUFFIX CASE 751D A WL YY WW G 1 = Assembly Location = Wafer Lot = Year = Work Week = Pb−Free Package *For additional marking information, refer to Application Note AND8002/D. • 620 ps Typical Propagation Delay • The 100 Series Contains Temperature Compensation • Operating Range: VCC = 3.8 V to 3.0 V; • • http://onsemi.com ORDERING INFORMATION VEE = −3.0 V to −5.5 V; GND = 0 V Q Output will Default LOW with Inputs Open or at GND Pb−Free Packages are Available* See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet. *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. © Semiconductor Components Industries, LLC, 2006 November, 2006 − Rev. 10 1 Publication Order Number: MC100LVEL91/D VCC Q0 Q0 GND Q1 Q1 GND Q2 Q2 VCC MC100LVEL91 20 19 18 17 16 15 14 13 12 11 ECL 6 D1 7 8 9 10 VEE 5 D2 4 D2 3 D1 PECL/ LVPECL PECL VBB 2 D0 VCC 1 PECL/ LVPECL D0 PECL/ LVPECL Pin Function Dn, Dn Qn, Qn PECL VBB VCC VEE GND PECL/LVPECL Inputs ECL Outputs PECL Reference Voltage Output Positive Supply Negative Supply Ground ECL PECL VBB ECL Table 1. PIN DESCRIPTION Figure 1. SO−20 Pinout (Top View) and Logic Diagram * All VCC pins are tied together on the die. Warning: All VCC, VEE, and GND pins must be externally connected to Power Supply to guarantee proper operation. Table 2. ATTRIBUTES Characteristics Value Internal Input Pulldown Resistor 75 kW Internal Input Pullup Resistor 75 kW ESD Protection Human Body Model Machine Model Charged Device Model Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) Flammability Rating Oxygen Index: 28 to 34 Transistor Count > 2 kV > 100 V > 2 kV Pb Pkg Pb−Free Pkg Level 1 Level 3 UL 94 V−0 @ 0.125 in 282 Devices Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test 1. For additional information, see Application Note AND8003/D. http://onsemi.com 2 MC100LVEL91 Table 3. MAXIMUM RATINGS Rating Unit VCC Symbol PECL Power Supply Parameter GND = 0 V Condition 1 Condition 2 3.8 V VEE NECL Power Supply GND = 0 V −6.0 V VI PECL Input Voltage GND = 0 V 3.8 V Iout Output Current Continuous Surge 50 100 mA mA IBB PECL VBB Sink/Source ± 0.5 mA TA Operating Temperature Range −40 to +85 °C Tstg Storage Temperature Range −65 to +150 °C qJA Thermal Resistance (Junction−to−Ambient) 0 lfpm 500 lfpm SOIC−20 SOIC−20 90 60 °C/W °C/W qJC Thermal Resistance (Junction−to−Case) Standard Board SOIC−20 30 to 35 °C/W Tsol Wave Solder 265 265 °C VI v VCC Pb Pb−Free Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. Table 4. LVPECL INPUT DC CHARACTERISTICS VCC = 3.3 V; VEE = −3.3 V to −5.0 V; GND = 0 V (Note 2) −40°C Symbol Min Characteristic Typ 25°C Max Min 85°C Typ Max 6 11 Typ Max Unit 11 mA ICC VCC Power Supply Current VIH Input HIGH Voltage (Single−Ended) 2135 2420 2135 2420 2135 2420 mV VIL Input LOW Voltage (Single−Ended) 1490 1825 1490 1825 1490 1825 mV LVPECL VBB Output Voltage Reference 1.92 2.04 1.92 2.04 1.92 2.04 V VIHCMR Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) VPP < 500 mV VPP y 500 mV 1.0 1.2 2.9 2.9 0.9 1.1 2.9 2.9 0.9 1.1 2.9 2.9 V V 150 mA IIH Input HIGH Current IIL Input LOW Current 11 Min 150 D D 0.5 −600 150 0.5 −600 0.5 −600 mA NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 2. Input parameters vary 1:1 with VCC. VCC can vary +0.5 / −0.3 V. 3. VIHCMR min varies 1:1 with GND. VIHCMR max varies 1:1 with VCC. Table 5. NECL OUTPUT DC CHARACTERISTICS VCC = 3.3 V; VEE = −3.3 V to −5.0 V; GND = 0 V (Note 4) −40°C Symbol Characteristic Min Typ 25°C Max Min 27 85°C Typ Max 21 27 Min Typ Max Unit 29 mA IEE VEE Power Supply Current VOH Output HIGH Voltage (Note 5) −1085 −1005 −880 −1025 −955 −880 −1025 −955 −880 mV VOL Output LOW Voltage (Note 5) −1830 −1695 −1555 −1810 −1705 −1620 −1810 −1705 −1620 mV NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 4. Output parameters vary 1:1 with GND. VCC can vary +0.3 V / −0.5 V. 5. All loading with 50 W resistor to GND − 2.0 V. http://onsemi.com 3 MC100LVEL91 Table 6. AC CHARACTERISTICS VCC = 3.3 V; VEE = −3.0 V to −5.5 V; GND = 0 V (Note 6) −40°C Symbol Min Characteristic fmax Maximum Toggle Frequency tPLH tPHL Propagation Delay D to Q tSKEW Skew Input Swing (Note 9) tr tf Output Rise/Fall Times Q 25°C Max Min 600 Differential Configuration Select−Ended 490 440 Output−to−Output (Note 7) Part−to−Part (Differential Configuration) (Note 7) Duty Cycle (Differential Configuration) (Note 8) VPP Typ 690 740 40 100 200 200 (20% − 80%) 320 400 85°C Max Min 600 590 590 25 Typ 520 470 1000 200 580 320 720 770 40 100 200 400 Max 600 620 620 25 Typ 560 510 660 660 760 810 40 100 200 25 1000 200 580 320 400 Unit MHz ps ps 1000 mV 580 ps NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 6. VCC can vary +0.5 V / −0.3 V. 7. Skews are valid across specified voltage range, part−to−part skew is for a given temperature. 8. Duty cycle skew is the difference between a TPLH and TPHL propagation delay through a device. 9. VPP(min) is the minimum input swing for which AC parameters are guaranteed. The device has a DC gain of ≈ 40. Zo = 50 W Q D Receiver Device Driver Device Q D Zo = 50 W 50 W 50 W VTT VTT = VCC − 2.0 V Figure 2. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D − Termination of ECL Logic Devices.) ORDERING INFORMATION Package Shipping † SO−20 38 Units / Rail MC100LVEL91DWG SO−20 (Pb−Free) 38 Units / Rail MC100LVEL91DWR2 SO−20 1000 / Tape & Reel SO−20 (Pb−Free) 1000 / Tape & Reel Device MC100LVEL91DW MC100LVEL91DWR2G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://onsemi.com 4 MC100LVEL91 Resource Reference of Application Notes AN1405/D − ECL Clock Distribution Techniques AN1406/D − Designing with PECL (ECL at +5.0 V) AN1503/D − ECLinPSt I/O SPiCE Modeling Kit AN1504/D − Metastability and the ECLinPS Family AN1568/D − Interfacing Between LVDS and ECL AN1672/D − The ECL Translator Guide AND8001/D − Odd Number Counters Design AND8002/D − Marking and Date Codes AND8020/D − Termination of ECL Logic Devices AND8066/D − Interfacing with ECLinPS AND8090/D − AC Characteristics of ECL Devices http://onsemi.com 5 MC100LVEL91 PACKAGE DIMENSIONS SO−20 WB DW SUFFIX PLASTIC SOIC PACKAGE CASE 751D−05 ISSUE G A 20 q X 45 _ E h H M 10X 0.25 NOTES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION. 11 B M D 1 10 20X B B 0.25 M T A S B S L A 18X e A1 SEATING PLANE C T DIM A A1 B C D E e H h L q MILLIMETERS MIN MAX 2.35 2.65 0.10 0.25 0.35 0.49 0.23 0.32 12.65 12.95 7.40 7.60 1.27 BSC 10.05 10.55 0.25 0.75 0.50 0.90 0_ 7_ ECLinPS is a trademark of Semiconductor Components INdustries, LLC (SCILLC). ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 http://onsemi.com 6 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative MC10LVEL91/D