NCV47710 5 V to 20 V Adjustable LDO with Adjustable Current Limit and 3.3 V Logic Compatible Enable Input The NCV47710 is a 350 mA output current integrated low dropout regulator designed for use in harsh automotive environments. It includes wide operating temperature and input voltage ranges. The device is offered with adjustable voltage versions available in 6% output voltage accuracy. It has a high peak input voltage tolerance and reverse input voltage protection. It also provides overcurrent protection, overtemperature protection and enable for control of the state of the output voltage. The integrated current sense feature provides diagnosis and system protection functionality. The current limit of the device is adjustable by resistor connected to CSO pin. Voltage on CSO pin is proportional to output current. Features • Adjustable Voltage Version (from 5 V to 20 V) ± 6% Output Voltage • Enable Input (3.3 V Logic Compatible Thresholds) • Adjustable Current Limit (from 10 mA to 350 mA) with 10% • • accuracy Protection Features: ♦ Current Limitation ♦ Thermal Shutdown ♦ Reverse Input Voltage This is a Pb−Free Device http://onsemi.com MARKING DIAGRAM 8 SOIC−8 Exposed Pad PD SUFFIX CASE 751AC 8 1 47710 ALYW G 1 A L Y W G = Assembly Location = Wafer Lot = Year = Work Week = Pb−Free Package PIN CONNECTIONS ADJ 1 8 GND EN Vout NC NC CSO Vin SOIC−8 EP Typical Applications • • • • ORDERING INFORMATION Audio and Infotainment System Instrument Cluster Navigation Satellite Radio C in See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet. V out V in Cb* 1 mF NCV47710 EN GND R1 ADJ CSO C CSO 1 mF C out R2 22 mF R CSO *Required if usage of low ESR output capacitor Cout is demand, see Regulator Stability Considerations section. Figure 1. Application Schematic © Semiconductor Components Industries, LLC, 2012 April, 2012 − Rev. 0 1 Publication Order Number: NCV47710/D NCV47710 Vin Vout VOLTAGE REFERENCE VREF1 VREF2 PASS DEVICE AND CURRENT MIRROR ENABLE EN SATURATION PROTECTION THERMAL SHUTDOWN ICSO = Iout / 100 SP TSD + - SP GND + VREF2 2.55 V VREF1 1.275 V - TSD Figure 2. Simplified Block Diagram PIN FUNCTION DESCRIPTION Pin No. Pin Name 1 ADJ Adjustable Voltage Setting Input. See Application Section for more details. Description 2 GND Power Supply Ground. 3 EN 4 CSO 5 Vin Positive Power Supply Input. 6 NC Not Connected 7 NC Not Connected 8 Vout Regulated Output Voltage. EPAD EPAD Enable Input; low level disables the IC. Current Sense Output, Current Limit setting and Output Current value information. See Application Section for more details. Connect to ground potential or leave unconnected. http://onsemi.com 2 CSO ADJ NCV47710 ABSOLUTE MAXIMUM RATINGS (Note 1) Rating Symbol Min Max Unit Input Voltage Vin −42 45 V Enable Input Voltage VEN −0.3 7.0 V Adjustable Input Voltage VADJ −0.3 10 V CSO Voltage VCSO −0.3 7.0 V Vout −1 40 V Junction Temperature TJ −40 150 °C Storage Temperature TSTG −55 150 °C Output Voltage Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area. ESD CAPABILITY (Note 2) Rating Symbol Min Max Unit ESD Capability, Human Body Model ESDHBM −2 2 kV ESD Capability, Machine Model ESDMM −200 200 V Min Max Unit 2. This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC−Q100−002 (JS−001−2010) ESD Machine Model tested per AEC−Q100−003 (EIA/JESD22−A115) LEAD SOLDERING TEMPERATURE AND MSL (Note 3) Rating Symbol Moisture Sensitivity Level MSL Lead Temperature Soldering Reflow (SMD Styles Only), Pb−Free Versions TSLD 2 − − 265 peak °C 3. For more information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D THERMAL CHARACTERISTICS (Note 4) Rating Symbol Value Thermal Characteristics (single layer PCB) Thermal Resistance, Junction−to−Air (Note 5) Thermal Reference, Junction−to−Lead (Note 5) RθJA RψJL 70 19 Thermal Characteristics (4 layers PCB) Thermal Resistance, Junction−to−Air (Note 5) Thermal Reference, Junction−to−Lead (Note 5) RθJA RψJL 29 12 Unit °C/W °C/W 4. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area. 5. Values based on copper area of 645 mm2 (or 1 in2) of 1 oz copper thickness and FR4 PCB substrate. Single layer − according to JEDEC51.3, 4 layers − according to JEDEC51.7. RECOMMENDED OPERATING RANGES (Note 6) Rating Symbol Min Input Voltage (Note 7) Vin 5.5 40 V Output Current Limit (Note 8) ILIM 10 350 mA TJ −40 150 °C Junction Temperature 6. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area. 7. Minimum Vin = 5.5 V or (Vout_nom + 0.5 V), whichever is higher. 8. Corresponding RCSO is in range from 25 kW down to 728 W. http://onsemi.com 3 Max Unit NCV47710 ELECTRICAL CHARACTERISTICS Vin = 13.5 V, VEN = 3.3 V, RCSO = 0 W, CCSO = 1 mF, Cin = 1 mF, Cout = 22 mF, ESR = 1.5 W, Min and Max values are valid for temperature range −40°C ≤ TJ ≤ 150°C unless otherwise noted and are guaranteed by test design or statistical correlation. Typical values are referenced to TJ = 25°C. Test Conditions Parameter Symbol Min Typ Max Unit Vout −6 − 6 % REGULATOR OUTPUT Output Voltage (Accuracy %) Vin = (Vout_nom + 1 V) to 40 V, Iout = 5 mA to 350 mA Line Regulation Vin = (Vout_nom + 1 V) to (Vout_nom + 20V), Iout = 5 mA Regline − 0.1 2.0 % Load Regulation Iout = 5 mA to 350 mA Regload − 0.14 2.8 % Dropout Voltage (Note 9) Iout = 150 mA, VDO = Vin − Vout VDO − 250 500 mV IDIS − − − 85 10 − mA nA DISABLE AND QUIESCENT CURRENTS Disable Current VEN = 0 V VEN = 0 V, TJ = 25°C Quiescent Current, Iq = Iin − Iout Iout = 1 mA, Vin = (Vout_nom + 8.5 V) Iq − 150 230 mA Quiescent Current, Iq = Iin − Iout Iout = 350 mA, Vin = (Vout_nom + 8.5 V) Iq − 23 50 mA Vout = 0.9 x Vout_nom, Vin = (Vout_nom + 8.5 V) ILIM 400 − − mA Power Supply Ripple Rejection f = 100 Hz, 0.5 Vp−p, Iout = 5 mA, Cin = none PSRR − 70 − dB Output Noise Voltage f = 10 Hz to 100 kHz, Cb = 10 nF, Iout = 5 mA Vn − 100 − mVrms 0.99 − 1.85 1.9 − 2.31 CURRENT LIMIT PROTECTION Current Limit PSRR & NOISE ENABLE Vth(EN) V Enable Input Threshold Voltage Logic Low (OFF) Logic High (ON) Vout v 0.1 V Vout w 0.9 x Vout_nom Enable Input Current VEN = 3.3 V IEN 2.0 9.0 20 mA Turn On Time from Enable ON to 90% of Vout_nom Iout = 100 mA, Cb = 10 nF, R1 = 82 kW, R2 = 27 kW ton − 1.6 − ms CSO Voltage Level at Current Limit Vout = 0.9 x Vout_nom, (Vout_nom = 5 V) RCSO = 1 kW VCSO_Ilim 2.346 (−8 %) 2.55 2.754 (+8 %) V CSO Transient Voltage Level CCSO = 4.7 mF, RCSO = 1 kW, Iout pulse from 10 mA to 350 mA, tr = 1 ms VCSO − − 3.0 V CSO Current to Output Current Ratio (Note 10) VCSO = 2 V, Iout = 10 mA to 350 mA, (Vout_nom = 5V) ICSO/Iout − (−10%) (1/100) − (+10%) − CSO Current at No Load Current VCSO = 0 V, Iout = 0 mA, (Vout_nom = 5 V) ICSO_off − − 10 mA CCSO 1.0 − 4.7 mF TSD 150 − 195 °C OUTPUT CURRENT SENSE CSO Capacitor THERMAL SHUTDOWN Thermal Shutdown Temperature Iout = 5 mA 9. Measured when the output voltage Vout has dropped −2% from the nominal value obtained at Vin = Vout_nom + 8.5 V. 10. Not guaranteed in dropout. http://onsemi.com 4 NCV47710 TYPICAL CHARACTERISTICS 0.40 Vin = 13.5 V Iout = 5 mA 1.31 1.30 1.29 1.28 1.27 1.26 1.25 1.24 −40 −20 0.35 Iq, QUIESCENT CURRENT (mA) VREF1, REFERENCE VOLTAGE (V) 1.32 0.30 0.25 0.20 0.15 0.10 0.05 0 0 20 40 60 80 100 120 140 160 TJ, JUNCTION TEMPERATURE (°C) Figure 3. Reference Voltage vs. Temperature 0 5 10 15 20 25 30 Vin, INPUT VOLTAGE (V) 35 40 Figure 4. Quiescent Current vs. Input Voltage 6 2 TJ = 25°C Iout = 5 mA Vout_nom = 5 V 5 TJ = 25°C Rout = 4.7 kW Vout_nom = 5 V 1 Iin, INPUT CURRENT (mA) Vout, OUTPUT VOLTAGE (V) TJ = 25°C Iout = 5 mA Vout_nom = 5 V 4 3 2 1 0 −1 −2 −3 −4 −5 −6 −7 0 0 1 2 3 5 7 4 6 Vin, INPUT VOLTAGE (V) 9 8 −8 −45 −40 −35 −30 −25 −20 −15 −10 −5 Vin, INPUT VOLTAGE (V) 10 ILIM, OUTPUT CURRENT LIMIT (mA) VDO, DROPOUT VOLTAGE (mV) 800 Vin = 13.5 V Vout_nom = 5 V 600 TJ = 150°C 500 400 TJ = 25°C 300 200 TJ = −40°C 100 0 0 50 100 150 200 250 Iout, OUTPUT CURRENT (mA) 300 5 10 40 45 Figure 6. Input Current vs. Input Voltage (Reverse Input Voltage) Figure 5. Output Voltage vs. Input Voltage 700 0 350 Figure 7. Dropout vs. Output Current 1400 Vout = 4.5 V Vout_nom = 5 V 1300 TJ = −40°C 1200 1100 TJ = 25°C 1000 900 TJ = 150°C 800 700 600 0 5 10 15 20 25 30 35 Vin, INPUT VOLTAGE (V) Figure 8. Output Current Limit vs. Input Voltage http://onsemi.com 5 NCV47710 TYPICAL CHARACTERISTICS 3.0 Vout = 5 V to 20 V TJ = 25°C 350 Vout = 5 V to 20 V TJ = 25°C ILIM = 10 mA to 350 mA 2.5 300 2.0 250 VCSO, (V) ILIM, OUTPUT CURRENT LIMIT (mA) 400 200 150 1.5 1.0 100 0.5 50 0 2 0 4 6 0 8 10 12 14 16 18 20 22 24 26 28 RCSO, (kW) 0 Figure 9. Output Current Limit vs. RCSO 104 103 Iout/ICSO, OUTPUT CURRENT TO CSO CURRENT RATIO Iout/ICSO, OUTPUT CURRENT TO CSO CURRENT RATIO 105 TJ = 25°C Vin = 13.5 V 102 101 100 99 98 97 96 95 1 10 100 Iout, OUTPUT CURRENT (mA) 100 95 90 85 80 75 70 65 TJ = 25°C Vin = 4.5 V Vout_nom = 5 V 60 55 50 1 1000 Figure 11. Output Current to CSO Current Ratio vs. Output Current 1000 10 100 Iout, OUTPUT CURRENT (mA) Figure 12. Output Current to CSO Current Ratio vs. Output Current in Dropout 25 5.0 TJ = 25°C Vin = 13.5 V 20 Iq, QUIESCENT CURRENT (mA) Iq, QUIESCENT CURRENT (mA) 125 Figure 10. Output Current (% of ILIM) vs. CSO Voltage 105 15 10 5 0 25 50 75 100 Iout, OUTPUT CURRENT (% of ILIM) 0 50 100 150 200 250 Iout, OUTPUT CURRENT (mA) 300 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0 350 Figure 13. Quiescent Current vs. Output Current (High Load) TJ = 25°C Vin = 13.5 V 4.5 0 10 20 30 40 50 60 70 80 Iout, OUTPUT CURRENT (mA) 90 100 Figure 14. Quiescent Current vs. Output Current (Low Load) http://onsemi.com 6 NCV47710 TYPICAL CHARACTERISTICS TJ = 25°C Vin = 13.5 V Vout_nom = 5 V Iout = 5 mA 2500 80 75 PSRR (dB) 2000 90 85 Noise 10 Hz − 100 kHz Vn = 100.6 mV 1500 1000 70 65 60 55 40 35 0 10 100 1000 FREQUENCY (Hz) 10000 100000 Iout = 5 mA 50 45 500 30 10 100 Unstable Region 10 100 1000 10000 FREQUENCY (Hz) TJ = 25°C Vin = Vout_nom + 8.5 V Cout = 10−100 mF, Cb = none Vout = 20 V 0.1 0.01 Unstable Region 0 50 100000 1000000 Figure 16. PSRR vs. Frequency Vout = 5 V 1 Iout = 150 mA TJ = 25°C Vin = 13.5 V Vout_nom = 5 V Figure 15. Output Noise Density vs. Frequency Cout, ESR STABILITY REGION (W) OUTPUT NOISE DENSITY (nV/√Hz) 3000 100 150 200 250 Iout, OUTPUT CURRENT (mA) 300 350 Figure 17. Cout ESR Stability Region vs. Output Current http://onsemi.com 7 NCV47710 DEFINITIONS General reduces its internal bias and shuts off the output, this term is called the disable current (IDIS). All measurements are performed using short pulse low duty cycle techniques to maintain junction temperature as close as possible to ambient temperature. Current Limit Current Limit is value of output current by which output voltage drops below 90% of its nominal value. Output Voltage The output voltage parameter is defined for specific temperature, input voltage and output current values or specified over Line, Load and Temperature ranges. PSRR Power Supply Rejection Ratio is defined as ratio of output voltage and input voltage ripple. It is measured in decibels (dB). Line Regulation The change in output voltage for a change in input voltage measured for specific output current over operating ambient temperature range. Line Transient Response Typical output voltage overshoot and undershoot response when the input voltage is excited with a given slope. Load Regulation Load Transient Response The change in output voltage for a change in output current measured for specific input voltage over operating ambient temperature range. Typical output voltage overshoot and undershoot response when the output current is excited with a given slope between low−load and high−load conditions. Dropout Voltage Thermal Protection The input to output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. It is measured when the output voltage Vout has dropped −2% from the nominal value obtained at Vin = Vout_nom + 8.5 V. The junction temperature, load current, and minimum input supply requirements affect the dropout level. Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 175°C, the regulator turns off. This feature is provided to prevent failures from accidental overheating. Maximum Package Power Dissipation The power dissipation level is maximum allowed power dissipation for particular package or power dissipation at which the junction temperature reaches its maximum operating value, whichever is lower. Quiescent and Disable Currents Quiescent Current (Iq) is the difference between the input current (measured through the LDO input pin) and the output load current. If Enable pin is set to LOW the regulator http://onsemi.com 8 NCV47710 APPLICATIONS INFORMATION Circuit Description Calculating Bypass Capacitor The NCV47710 is an integrated low dropout regulator that provides a regulated voltage at 350 mA to the output. It is enabled with an input to the enable pin. The regulator voltage is provided by a PNP pass transistor controlled by an error amplifier with a bandgap reference, which gives it the lowest possible dropout voltage. The output current capability is 350 mA, and the base drive quiescent current is controlled to prevent oversaturation when the input voltage is low or when the output is overloaded. The integrated current sense feature provides diagnosis and system protection functionality. The current limit of the device is adjustable by resistor connected to CSO pin. Voltage on CSO pin is proportional to output current. The regulator is protected by both current limit and thermal shutdown. Thermal shutdown occurs above 150°C to protect the IC during overloads and extreme ambient temperatures. If usage of low ESR ceramic capacitors is demanded, connect the bypass capacitor Cb between Adjustable Input pin and Vout pin according to Applications circuit at Figure 1. Parallel combination of bypass capacitor Cb with the feedback resistor R1 contributes in the device transfer function as an additional zero and affects the device loop stability, therefore its value must be optimized. Attention to the Output Capacitor value and its ESR must be paid. See also Stability in High Speed Linear LDO Regulators Application Note, AND8037/D for more information. Optimal value of bypass capacitor is given by following expression: Cb + 1 2 p fz (eq. 1) R1 where R1 − the upper feedback resistor fz − the frequency of the zero added into the device transfer function by R1 and Cb external components. Set the R1 resistor according to output voltage requirement. Chose the fz with regard on the output capacitance Cout, refer to the table below. Regulator The error amplifier compares the reference voltage to a sample of the output voltage (Vout) and drives the base of a PNP series pass transistor via a buffer. The reference is a bandgap design to give it a temperature−stable output. Saturation control of the PNP is a function of the load current and input voltage. Oversaturation of the output power device is prevented, and quiescent current in the ground pin is minimized. Cout (mF) fZ range (kHz) Regulator Stability Considerations 10 22 47 100 3.3−48.2 1.5−33 1.5−33 2.2−22 Ceramic capacitors and its part numbers listed bellow have been used as low ESR output capacitors Cout from the table above to define the frequency ranges of additional zero required for stability: The input capacitor (Cin) is necessary to stabilize the input impedance to avoid voltage line influences. The output capacitor (Cout) helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability. The capacitor value and type should be based on cost, availability, size and temperature constraints. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (−25°C to −40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer’s data sheet usually provides this information. The value for the output capacitor Cout, shown in Figure 1 should work for most applications; see also Figure 17 for output stability at various load and Output Capacitor ESR conditions. Stable region of ESR in Figure 17 shows ESR values at which the LDO output voltage does not have any permanent oscillations at any dynamic changes of output load current. Marginal ESR is the value at which the output voltage waving is fully damped during four periods after the load change and no oscillation is further observable. ESR characteristics were measured with ceramic capacitors and additional series resistors to emulate ESR. Low duty cycle pulse load current technique has been used to maintain junction temperature close to ambient temperature. GRM31CR71C106KAC7 (10 mF, 16 V, X7R, 1206) GRM32ER71C226KE18 (22 mF, 16 V, X7R, 1210) GRM32ER61C476ME15 (47 mF, 16 V, X5R, 1210) GRM32ER60J107ME20 (100 mF, 6.3 V, X5R, 1210) Enable Input The enable pin is used to turn the regulator on or off. By holding the pin down to a voltage less than 0.99 V, the output of the regulator will be turned off. When the voltage on the enable pin is greater than 2.31 V, the output of the regulator will be enabled to power its output to the regulated output voltage. The enable pin may be connected directly to the input pin to give constant enable to the output regulator. Setting the Output Voltage The output voltage range can be set between 5 V and 20 V. This is accomplished with an external resistor divider feeding back the voltage to the IC back to the error amplifier by the voltage adjust pin ADJ. The internal reference voltage is set to a temperature stable reference (VREF1) of 1.275 V. http://onsemi.com 9 NCV47710 high power applications. The maximum dissipation the NCV47710 can handle is given by: The output voltage is calculated from the following formula. Ignoring the bias current into the ADJ pin: ǒ V out + V REF1 1 ) Ǔ R R1 (eq. 2) P D(MAX) + 2 Use R2 < 50 kW to avoid significant voltage output errors due to ADJ bias current. Designers should consider the tolerance of R1 and R2 during the design phase. The output current limit can be set between 10 mA and 350 mA by external resistor RCSO (see Figure 1). Capacitor CCSO of 1 mF in parallel with RCSO is required for stability of current limit control circuitry (see Figure 1). ǒ V CSO + I out R CSO 100 I LIM + 1 100 R CSO + 1 Ǔ 2.55 R CSO 2.55 I LIM (eq. 6) R qJA Since TJ is not recommended to exceed 150°C, then the NCV47710 soldered on 645 mm2, 1 oz copper area, FR4 can dissipate up to 1.8 W and up to 4.3 W for 4 layers PCB (all layers are 1 oz) when the ambient temperature (TA) is 25°C. See Figure 18 for RthJA versus PCB area. The power dissipated by the NCV47710 can be calculated from the following equations: Setting the Output Current Limit 1 100 ƪTJ(MAX) * TAƫ P D + V inǒI q@I outǓ ) I outǒV in * V outǓ (eq. 7) or (eq. 3) V in(MAX) [ P D(MAX) ) ǒV out I outǓ (eq. 8) I out ) I q (eq. 4) Hints Vin and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCV47710 and make traces as short as possible. (eq. 5) Where RCSO − current limit setting resistor VCSO − voltage at CSO pin proportional to Iout ILIM − current limit value Iout − output current actual value CSO pin provides information about output current actual value. The CSO voltage is proportional to output current according to Equation 3. Once output current reaches its limit value (ILIM) set by external resistor RCSO than voltage at CSO pin is typically 2.55 V. Calculations of ILIM or RCSO values can be done using equations Equation 4 and Equation 5, respectively. RqJA, THERMAL RESISTANCE (°C/W) 220 200 180 160 140 120 SINGLE LAYER PCB 1 oz Cu 100 Thermal Considerations As power in the NCV47710 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. When the NCV47710 has good thermal conductivity through the PCB, the junction temperature will be relatively low with 80 60 SINGLE LAYER PCB 2 oz Cu 40 20 0 4 LAYERS PCB − all layers 1 oz Cu 0 100 200 300 400 500 600 700 COPPER HEAT SPREADER AREA (mm2) Figure 18. Thermal Resistance vs. PCB Copper Area ORDERING INFORMATION Device Output Voltage Marking Package Shipping† NCV47710PDAJR2G Adjustable 47710 SOIC−8 EP (Pb−Free) 2500 / Tape & Reel †For information on tape and reel specifications,including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://onsemi.com 10 NCV47710 PACKAGE DIMENSIONS SOIC−8 EP CASE 751AC−01 ISSUE B 2X D E1 2X 0.10 C D EXPOSED PAD 5 ÉÉ ÉÉ PIN ONE LOCATION DETAIL A D A 8 1 5 F 8 G E h 2X 4 4 0.20 C e A 0.10 C A2 b1 GAUGE PLANE SEATING PLANE SIDE VIEW A1 ÉÉ ÉÉ ÇÇ ÉÉ ÇÇ ÉÉ c H A 0.10 C A END VIEW TOP VIEW 8X DIM A A1 A2 b b1 c c1 D E E1 e L L1 F G h q 1 BOTTOM VIEW 8X b 0.25 C A-B D B C NOTES: 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994. 2. DIMENSIONS IN MILLIMETERS (ANGLES IN DEGREES). 3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE “b” DIMENSION AT MAXIMUM MATERIAL CONDITION. 4. DATUMS A AND B TO BE DETERMINED AT DATUM PLANE H. 0.10 C A-B L 0.25 (L1) DETAIL A q c1 (b) MILLIMETERS MIN MAX 1.35 1.75 0.00 0.10 1.35 1.65 0.31 0.51 0.28 0.48 0.17 0.25 0.17 0.23 4.90 BSC 6.00 BSC 3.90 BSC 1.27 BSC 0.40 1.27 1.04 REF 2.24 3.20 1.55 2.51 0.25 0.50 0_ 8_ SECTION A−A SOLDERING FOOTPRINT 2.72 0.107 1.52 0.060 7.0 0.275 Exposed Pad 4.0 0.155 2.03 0.08 0.6 0.024 1.270 0.050 SCALE 6:1 mm Ǔ ǒinches ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5817−1050 http://onsemi.com 11 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NCV47710/D