STMICROELECTRONICS TS555MDT

TS555
Low power single CMOS timer
Features
■
Very low power consumption:
110 µA typ at VCC = 5 V
90 µa typ at VCC = 3 V
■
High maximum astable frequency of 2.7 MHz
■
Pin-to-pin functionally-compatible with bipolar
NE555
■
Wide voltage range: +2 V to +16 V
■
Supply current spikes reduced during output
transitions
■
High input impedance: 1012 Ω
■
Output compatible with TTL, CMOS and logic
MOS
N
DIP8
(Plastic package)
D
SO8
(Plastic micropackage)
Description
The TS555 is a single CMOS timer with a very
low consumption:
(Icc(TYP) TS555 = 110 µA at VCC = +5 V versus
Icc(TYP) NE555 = 3 mA),
and high frequency:
(ff(max.) TS555 = 2.7 MHz versus
f(max) NE555 = 0.1 MHz).
P
TSSOP8
(Thin shrink small outline package)
Timing remains accurate in both monostable and
astable mode.
The TS555 provides reduced supply current
spikes during output transitions, which enable the
use of lower decoupling capacitors compared to
those required by bipolar NE555.
Pin connections
(top view)
With the high input impedance (1012Ω), timing
capacitors can also be minimized.
November 2008
Rev 2
GND
1
8
VCC
Trigger
2
7
Discharge
Output
3
6
Threshold
Reset
4
5
Control
Voltage
1/20
www.st.com
20
Absolute maximum ratings and operating conditions
1
TS555
Absolute maximum ratings and operating conditions
Table 1.
Absolute maximum ratings
Symbol
Parameter
Value
Unit
VCC
Supply voltage
+18
V
IOUT
Output current
± 100
mA
Rthja
Thermal resistance junction to ambient
DIP8 (1)
SO8 (2)
TSSOP8 (2)
85
125
120
°C/W
Rthjc
Thermal resistance junction to case
DIP8 (1)
SO8 (2)
TSSOP8 (2)
41
40
37
°C/W
+150
°C
-65 to +150
°C
Tj
Tstg
Junction temperature
Storage temperature range
(3)
1500
Human body model (HBM)
ESD
Machine model
(MM)(4)
Charged device model (CDM)
V
200
(5)
1000
1. Short-circuits can cause excessive heating. These values are typical and specified for a single layer PCB.
2. Short-circuits can cause excessive heating. These values are typical and specified for a four layers PCB.
3. Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a
1.5kΩ resistor between two pins of the device. This is done for all couples of connected pin combinations
while the other pins are floating.
4. Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between
two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of
connected pin combinations while the other pins remain floating.
5. Charged device model: all pins plus package are charged together to the specified voltage and then
discharged directly to the ground.
Table 2.
Operating conditions
Symbol
2/20
Parameter
VCC
Supply voltage
IOUT
Output sink current
Output source current
Toper
Operating free air temperature range
TS555C
TS555I
TS555M
Value
Unit
2 to 16
V
10
50
mA
0 to +70
-40 to +125
-55 to +125
°C
R1
R2
50k Ω
R6
50k Ω
R5
50k Ω
R4
50k Ω
R3
Control Voltage
50k Ω
Τ1
Τ5
Τ4
Τ2
Τ6
Threshold
Τ7
Τ8 Τ9
R7
Τ11
Τ10
Τ14
Τ15
Τ12
Τ18
Τ13
GND
Τ16
Τ20
RESET
Τ17
Τ19
Trigger
Τ21
Τ22
Τ23
Τ25
Τ24
Τ26
Τ28
Τ27
Τ29
Τ30
Τ32
Τ31
Τ33
Τ35
Discharge
Τ34
Output
Figure 1.
50k Ω
2
V CC
TS555
Schematic diagrams
Schematic diagrams
Schematic diagram
3/20
Schematic diagrams
TS555
Figure 2.
Block diagram
VCC
Reset
8
4
TS555
R
R1
Threshold 6
Q
+
3
Output
7
Discharge
R
Control
5
Voltage
-
A
S
R
+
Trigger 2
-
B
R
1
Ground
Table 3.
Note:
4/20
Functions table
Reset
Trigger
Threshold
Output
Low
x
x
Low
High
Low
x
High
High
High
High
Low
High
High
Low
Previous state
LOW: level voltage ≤ minimum voltage specified.
HIGH: level voltage ≥ maximum voltage specified.
x: irrelevant.
TS555
3
Electrical characteristics
Electrical characteristics
Table 4.
Static electrical characteristics
VCC = +2 V, Tamb = +25° C, Reset to VCC (unless otherwise specified)
Symbol
Parameter
Min.
Typ.
Max.
Unit
65
200
200
µA
1.3
1.4
1.5
V
0.05
0.2
0.25
V
1
100
nA
0.1
0.3
0.35
V
ICC
Supply current (no load, high and low states)
Tmin. ≤Tamb ≤Tmax
VCL
Control voltage level
Tmin. ≤Tamb ≤Tmax
VDIS
Discharge saturation voltage (Idis = 1 mA)
Tmin. ≤Tamb ≤Tmax
IDIS
Discharge pin leakage current
VOL
Low level output voltage (Isink = 1 mA)
Tmin. ≤Tamb ≤Tmax
VOH
High level output voltage (Isource = -0.3 mA)
Tmin. ≤Tamb ≤Tmax
1.5
1.5
1.9
VTRIG
Trigger voltage
Tmin. ≤Tamb ≤Tmax
0.4
0.3
0.67
ITRIG
Trigger current
10
pA
Threshold current
10
pA
ITH
VRESET
Reset voltage
Tmin. ≤Tamb ≤Tmax
IRESET
Reset current
1.2
1.1
0.4
0.3
1.1
10
V
0.95
1.05
1.5
2.0
V
V
pA
5/20
Electrical characteristics
Table 5.
Static electrical characteristics
VCC = +3 V, Tamb = +25° C, Reset to VCC (unless otherwise specified)
Symbol
Parameter
Min.
Typ.
Max.
Unit
90
230
230
µA
2
2.2
2.3
V
0.05
0.2
0.25
V
1
100
nA
0.1
0.3
0.35
V
ICC
Supply current (no load, high and low states)
Tmin. ≤Tamb ≤Tmax
VCL
Control voltage level
Tmin. ≤Tamb ≤Tmax
VDIS
Discharge saturation voltage (Idis = 1 mA)
Tmin. ≤Tamb ≤Tmax
IDIS
Discharge pin leakage current
VOL
Low level output voltage (Isink = 1 mA)
Tmin. ≤Tamb ≤Tmax
VOH
High level output voltage (Isource = -0.3 mA)
Tmin. ≤Tamb ≤Tmax
2.5
2.5
2.9
VTRIG
Trigger voltage
Tmin. ≤Tamb ≤Tmax
0.9
0.8
1
ITRIG
Trigger current
10
pA
Threshold current
10
pA
ITH
6/20
TS555
VRESET
Reset voltage
Tmin. ≤Tamb ≤Tmax
IRESET
Reset current
1.8
1.7
0.4
0.3
1.1
10
V
1.1
1.2
1.5
2.0
V
V
pA
TS555
Electrical characteristics
Table 6.
Dynamic electrical characteristics
VCC = +3 V, Tamb = +25° C, Reset to VCC (unless otherwise specified)
Symbol
Parameter
Timing accuracy (monostable)(1)
R = 10 kΩ, C = 0.1 µF
VCC = 2 V
VCC = 3 V
fmax
Min.
Typ.
Max.
Unit
%
1
1
Timing shift with supply voltage variations
(monostable)
R = 10 kΩ, C = 0.1 µF, VCC = 3 V ± 0.3 V (1)
0.5
Timing shift with temperature (1)
Tmin. ≤Tamb ≤Tmax.5
75
ppm/°C
Maximum astable frequency (2)
RA = 470 Ω, RB = 200 Ω, C = 200 pF
2
MHz
5
%
0.5
%/V
ns
%/V
(2)
Astable frequency accuracy
RA = RB = 1 kΩ to 100 kΩ, C = 0.1 µF
Timing shift with supply voltage variations
(astable mode) (2)
RA = RB = 1 kΩ to 100 kΩ, C = 0.1 µF,
VCC = 3 to 5 V
tR
Output rise time (Cload = 10 pF)
25
tF
Output fall time (Cload = 10 pF)
20
Trigger propagation delay
100
ns
Minimum reset pulse width (Vtrig = 3 V)
350
ns
tPD
tRPW
-
ns
1. See Figure 4.
2. See Figure 6.
7/20
Electrical characteristics
Table 7.
Static electrical characteristics
VCC = +5 V, Tamb = +25° C, Reset to VCC (unless otherwise specified)
Symbol
Parameter
Min.
Typ.
Max.
Unit
110
250
250
µA
3.3
3.8
3.9
V
0.2
0.3
0.35
V
1
100
nA
0.3
0.6
0.8
V
ICC
Supply current (no load, high and low states)
Tmin. ≤Tamb ≤Tmax
VCL
Control voltage level
Tmin.≤Tamb ≤Tmax
VDIS
Discharge saturation voltage (Idis = 10 mA)
Tmin. ≤Tamb≤Tmax
IDIS
Discharge pin leakage current
VOL
Low level output voltage (Isink = 8 mA)
Tmin. ≤Tamb ≤Tmax
VOH
High level output voltage (Isource = -2 mA)
Tmin. ≤Tamb ≤Tmax
4.4
4.4
4.6
VTRIG
Trigger voltage
Tmin. ≤Tamb ≤Tmax
1.36
1.26
1.67
ITRIG
Trigger current
10
pA
Threshold current
10
pA
ITH
8/20
TS555
VRESET
Reset voltage
Tmin. ≤Tamb ≤Tmax
IRESET
Reset current
2.9
2.8
0.4
0.3
1.1
10
V
1.96
2.06
1.5
2.0
V
V
pA
TS555
Electrical characteristics
m
Table 8.
Dynamic electrical characteristics
VCC = +5 V, Tamb = +25° C, Reset to VCC (unless otherwise specified)
Symbol
Parameter
Timing accuracy (monostable) (1)
R = 10 kΩ, C = 0.1 µF
Min.
Typ.
Max.
Unit
2
%
0.38
%/V
75
ppm/°C
Maximum astable frequency
RA = 470 Ω, RB = 200 Ω, C = 200 pF
2.7
MHz
Astable frequency accuracy (2)
RA = RB = 1 kΩ to 100 kΩ, C = 0.1 µF
3
%
Timing shift with supply voltage variations
(astable mode) (2)
RA = RB = 10 kΩ, C = 0.1 µF, VCC = 5 to 12 V
0.1
%/V
tR
Output rise time (Cload = 10 pF)
25
ns
tF
Output fall time (Cload = 10 pF)
20
Trigger propagation delay
100
ns
Minimum reset pulse width (Vtrig = 5 V)
350
ns
Timing shift with supply voltage variations
(monostable) (1)
R = 10 kΩ, C = 0.1 µF,VCC = 5 V ± 1 V
Timing shift with temperature (1)
Tmin. ≤Tamb ≤Tmax5
(2)
fmax
tPD
tRPW
-
ns
1. See Figure 4.
2. See Figure 6.
9/20
Electrical characteristics
Table 9.
TS555
Static electrical characteristics
VCC = +12 V, Tamb = +25° C, Reset to VCC (unless otherwise specified)
Symbol
Parameter
Min.
Typ.
Max.
Unit
170
400
400
µA
8
8.6
8.7
V
0.09
1.5
2.0
V
1
100
nA
1.2
2
2.8
V
ICC
Supply current (no load, high and low states)
Tmin. ≤Tamb ≤Tmax
VCL
Control voltage level
Tmin. ≤Tamb ≤Tmax
VDIS
Discharge saturation voltage (Idis = 80 mA)
Tmin. ≤Tamb ≤Tmax
IDIS
Discharge pin leakage current
VOL
Low level output voltage (Isink = 50 mA)
Tmin. ≤Tamb ≤Tmax
VOH
High level output voltage (Isource = -10 mA)
Tmin. ≤Tamb ≤Tmax
10.5
10.5
11
VTRIG
Trigger voltage
Tmin. ≤Tamb ≤Tmax
3.2
3.1
4
ITRIG
Trigger current
10
pA
Threshold current
10
pA
ITH
VRESET
Reset Voltage
Tmin. ≤Tamb ≤Tmax
IRESET
Reset current
Table 10.
7.4
7.3
0.4
0.3
1.1
V
4.8
4.9
1.5
2.0
10
V
V
pA
Dynamic electrical characteristics
VCC = +12 V, Tamb = +25° C, Reset to VCC (unless otherwise specified)
Symbol
Parameter
Timing accuracy (monostable) (1)
R = 10 kΩ, C = 0.1 µF, VCC = +12 V
Timing shift with supply voltage variations
(monostable) (1)
R = 10 kΩ, C = 0.1 µF, VCC = +5 V ±1 V
Timing shift with temperature
Tmin. ≤Tamb ≤Tmax., VCC = +5 V
Min.
Typ.
Max.
Unit
4
%
0.38
%/V
75
ppm/°C
2.7
MHz
3
%
0.1
%/V
(2)
fmax
Maximum astable frequency
RA = 470 Ω, RB = 200 Ω, C = 200 pF, VCC = +5 V
Astable frequency accuracy
RA = RB = 1 kΩ to 100 kΩ, C = 0.1 µF,
VCC = +12 V
Timing shift with supply voltage variations
(astable mode)
RA = RB = 1 kΩ to 100 kΩ, C = 0.1 µF,
VCC = 5 to +12 V
1. See Figure 4.
2. See Figure 6.
10/20
TS555
Electrical characteristics
Supply current (per timer) versus supply voltage
300
SUPPLY CURRENT, ICC (μA)
Figure 3.
200
100
0
4
8
12
16
SUPPLY VOLTAGE, V CC (V)
11/20
Application information
TS555
4
Application information
4.1
Monostable operation
In monostable mode, the timer operates like a one-shot generator. The external capacitor is
initially held discharged by a transistor inside the timer, as shown in Figure 4.
Figure 4.
Application schematic
VCC
Reset
R
8
4
Trigger
7
2
TS555
Out
6
C
5
3
1
Control Voltage
0.01μF
The circuit triggers on a negative-going input signal when the level reaches 1/3 VCC. Once
triggered, the circuit remains in this state until the set time has elapsed, even if it is triggered
again during this interval. The duration of the output HIGH state is given by t = 1.1 R x C.
Since the charge rate and threshold level of the comparator are both directly proportional to
the supply voltage, the timing interval is independent of the supply. Applying a negative
pulse simultaneously to the Reset terminal (pin 4) and the Trigger terminal (pin 2) during the
timing cycle discharges the external capacitor and causes the cycle to start over. The timing
cycle then starts on the positive edge of the reset pulse. While the reset pulse is applied, the
output is driven to the LOW state.
When a negative trigger pulse is applied to pin 2, the flip-flop is set, releasing the short
circuit across the external capacitor and driving the output HIGH. The voltage across the
capacitor increases exponentially with the time constant τ = R x C.
When the voltage across the capacitor equals 2/3 VCC, the comparator resets the flip-flop
which then discharges the capacitor rapidly and drives the output to its LOW state. Figure 5
shows the actual waveforms generated in this mode of operation.
When Reset is not used, it should be tied high to avoid any false triggering.
Figure 5.
Timing diagram
t = 0.1 ms / div
INPUT = 2.0V/div
OUTPUT VOLTAGE = 5.0V/div
CAPACITOR VOLTAGE = 2.0V/div
R = 9.1kΩ , C = 0.01 μ F , RL = 1.0k Ω
12/20
TS555
4.2
Application information
Astable operation
When the circuit is connected as shown in Figure 6 (pins 2 and 6 connected) it triggers itself
and runs as a multi-vibrator. The external capacitor charges through RA and RB and
discharges through RB only. Therefore, the duty cycle may be precisely set by the ratio of
these two resistors.
In the astable mode of operation, C charges and discharges between 1/3 VCC and 2/3 VCC.
As in the triggered mode, the charge and discharge times, and therefore frequency, are
independent of the supply voltage.
Figure 6.
Application schematic
VCC
Reset
RA
8
4
7
3
Out
TS555
RB
6
5
Control
Voltage
0.01 μ F
1
2
C
Figure 7 shows actual waveforms generated in this mode of operation.
The charge time (output HIGH) is given by:
t1 = 0.693 (RA + RB) C
The discharge time (output LOW) by:
t2 = 0.693 x RB x C
Thus the total period T is given by:
T = t1 + t2 = 0.693 (RA + 2RB) C
The frequency of oscillation is then:
1
1.44
f = --- = -------------------------------------T (RA + 2RB )C
The duty cycle is given by:
RB
D = --------------------------RA + 2RB
Figure 7.
Timing diagram
t = 0.5 ms / div
OUTPUT VOLTAGE = 5.0V/div
CAPACITOR VOLTAGE = 1.0V/div
R = R = 4.8 kΩ , C = 0.1 μ F , R L = 1.0k Ω
A
B
13/20
Package information
5
TS555
Package information
In order to meet environmental requirements, STMicroelectronics offers these devices in
ECOPACK® packages. These packages have a lead-free second level interconnect. The
category of second level interconnect is marked on the package and on the inner box label,
in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering
conditions are also marked on the inner box label. ECOPACK is an STMicroelectronics
trademark. ECOPACK specifications are available at: www.st.com.
14/20
TS555
5.1
Package information
DIP8 package information
Figure 8.
DIP8 package mechanical drawing
Table 11.
DIP8 package mechanical data
Dimensions
Ref.
Millimeters
Min.
Typ.
A
Inches
Max.
Min.
Typ.
5.33
Max.
0.210
A1
0.38
0.015
A2
2.92
3.30
4.95
0.115
0.130
0.195
b
0.36
0.46
0.56
0.014
0.018
0.022
b2
1.14
1.52
1.78
0.045
0.060
0.070
c
0.20
0.25
0.36
0.008
0.010
0.014
D
9.02
9.27
10.16
0.355
0.365
0.400
E
7.62
7.87
8.26
0.300
0.310
0.325
E1
6.10
6.35
7.11
0.240
0.250
0.280
e
2.54
0.100
eA
7.62
0.300
eB
L
10.92
2.92
3.30
3.81
0.430
0.115
0.130
0.150
15/20
Package information
5.2
TS555
SO-8 package information
Figure 9.
SO-8 package mechanical drawing
Table 12.
SO-8 package mechanical data
Dimensions
Ref.
Millimeters
Min.
Typ.
A
Max.
Min.
Typ.
1.75
0.25
Max.
0.069
A1
0.10
A2
1.25
b
0.28
0.48
0.011
0.019
c
0.17
0.23
0.007
0.010
D
4.80
4.90
5.00
0.189
0.193
0.197
E
5.80
6.00
6.20
0.228
0.236
0.244
E1
3.80
3.90
4.00
0.150
0.154
0.157
e
0.004
0.010
0.049
1.27
0.050
h
0.25
0.50
0.010
0.020
L
0.40
1.27
0.016
0.050
L1
k
ccc
16/20
Inches
1.04
1°
0.040
8°
0.10
1°
8°
0.004
TS555
5.3
Package information
TSSOP8 package information
Figure 10. TSSOP8 package mechanical drawing
Table 13.
TSSOP8 package mechanical data
Dimensions
Ref.
Millimeters
Min.
Typ.
A
Inches
Max.
Min.
Typ.
1.2
A1
0.05
A2
0.80
b
Max.
0.047
0.15
0.002
1.05
0.031
0.19
0.30
0.007
0.012
c
0.09
0.20
0.004
0.008
D
2.90
3.00
3.10
0.114
0.118
0.122
E
6.20
6.40
6.60
0.244
0.252
0.260
E1
4.30
4.40
4.50
0.169
0.173
0.177
e
1.00
0.65
k
0°
L
0.45
0.60
0.006
0.039
0.041
0.0256
8°
0°
0.75
0.018
8°
0.024
L1
1
0.039
aaa
0.1
0.004
0.030
17/20
Ordering information
6
TS555
Ordering information
Table 14.
Order codes
Order code
Temperature range
Package
Packaging
Marking
DIP8
Tube
TS555CN
SO-8
Tube or
Tape & reel
555C
TSSOP8
Tape & reel
555C
DIP8
Tube
TS555IN
SO-8
Tube or
Tape & reel
555I
TS555IPT
TSSOP8
Tape & reel
555I
TS555MN
DIP8
Tube
TS555CM
SO-8
Tube or
Tape & reel
555M
TSSOP8
Tape & reel
555M
TS555CN
TS555CD
TS555CDT
0°C, +70°C
TS555CPT
TS555IN
TS555ID
TS555IDT
TS555MD
TS555MDT
TS555MPT
18/20
-40°C, +125°C
-55°C, +125°C
TS555
7
Revision history
Revision history
Table 15.
Document revision history
Date
Revision
01-Feb-2003
1
Initial release.
2
Document reformatted.
Added output current, ESD and thermal resistance values in
Table 1: Absolute maximum ratings.
Added output current values in Table 2: Operating conditions.
03-Nov-2008
Changes
19/20
TS555
Please Read Carefully:
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any
time, without notice.
All ST products are sold pursuant to ST’s terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT
RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING
APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY,
DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE
GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
© 2008 STMicroelectronics - All rights reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com
20/20