TI 74AC11004N

74AC11004
HEX INVERTER
SCAS033B – JANUARY 1988 – REVISED APRIL 1996
D
D
D
D
D
DB, DW, OR N PACKAGE
(TOP VIEW)
Flow-Through Architecture Optimizes
PCB Layout
Center-Pin VCC and GND Configuration
Minimizes High-Speed Switching Noise
EPIC  (Enhanced-Performance Implanted
CMOS) 1-µm Process
500-mA Typical Latch-Up Immunity at
125°C
Package Options Include Plastic
Small-Outline (DW) and Shrink
Small-Outline (DB) Packages, and Standard
Plastic 300-mil DIPs (N)
1Y
2Y
3Y
GND
GND
GND
GND
4Y
5Y
6Y
1
20
2
19
3
18
4
17
5
16
6
15
7
14
8
13
9
12
10
11
1A
2A
3A
NC
VCC
VCC
NC
4A
5A
6A
NC – No internal connection
description
This device contains six independent inverters. It performs the Boolean function Y = A.
The 74AC11004 is characterized for operation from –40°C to 85°C.
FUNCTION TABLE
(each inverter)
OUTPUT
Y
INPUT
A
H
L
L
H
logic symbol†
1A
2A
3A
4A
5A
6A
20
1
1
19
2
18
3
13
8
12
9
11
10
1Y
2Y
3Y
4Y
5Y
6Y
† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC is a trademark of Texas Instruments Incorporated.
Copyright  1996, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
74AC11004
HEX INVERTER
SCAS033B – JANUARY 1988 – REVISED APRIL 1996
logic diagram (positive logic)
1A
2A
3A
4A
5A
6A
20
1
19
2
18
3
13
8
12
9
11
10
1Y
2Y
3Y
4Y
5Y
6Y
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V
Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to VCC + 0.5 V
Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to VCC + 0.5 V
Input clamp current, IIK (VI < 0 or VI > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA
Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA
Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±100 mA
Maximum power dissipation at TA = 55°C (in still air) (see Note 2): DW package . . . . . . . . . . . . . . . . . . 1.6 W
DB package . . . . . . . . . . . . . . . . . . . 0.6 W
N package . . . . . . . . . . . . . . . . . . . . 1.3 W
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150_C and a board trace length of 750 mils,
except for the N package, which has a trace length of zero.
2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
74AC11004
HEX INVERTER
SCAS033B – JANUARY 1988 – REVISED APRIL 1996
recommended operating conditions
VCC
Supply voltage
VIH
High-level input voltage
VCC = 3 V
VCC = 4.5 V
VCC = 5.5 V
VCC = 3 V
MIN
NOM
MAX
3
5
5.5
0.9
VI
VO
Input voltage
0
Output voltage
0
IOH
High-level output current
∆t/∆v
Input transition rise or fall rate
TA
Operating free-air temperature
V
3.85
Low-level input voltage
Low-level output current
V
2.1
3.15
VIL
IOL
UNIT
VCC = 4.5 V
VCC = 5.5 V
1.35
V
1.65
VCC
VCC
VCC = 3 V
VCC = 4.5 V
V
V
–4
–24
VCC = 5.5 V
VCC = 3 V
–24
VCC = 4.5 V
VCC = 5.5 V
24
mA
12
mA
24
0
10
ns/V
–40
85
°C
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
IOH = –50 µA
VOH
MIN
3V
2.9
2.9
4.5 V
4.4
4.4
5.4
5.4
3V
2.58
2.48
4.5 V
3.94
3.8
IOH = –24
24 mA
A
5.5 V
4.94
IOH = –75 mA†
5.5 V
IOL = 12 mA
IOL = 24 mA
II
ICC
TA = 25°C
MIN
TYP
MAX
5.5 V
IOH = –4 mA
IOL = 50 µA
VOL
VCC
MAX
UNIT
V
4.8
3.85
3V
0.1
0.1
4.5 V
0.1
0.1
5.5 V
0.1
0.1
3V
0.36
0.44
4.5 V
0.36
0.44
5.5 V
0.36
0.44
V
IOL = 75 mA†
5.5 V
VI = VCC or GND
VI = VCC or GND,
5.5 V
±0.1
±1
µA
5.5 V
4
40
µA
IO = 0
Ci
VI = VCC or GND
5V
3.5
† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1.65
pF
3
74AC11004
HEX INVERTER
SCAS033B – JANUARY 1988 – REVISED APRIL 1996
switching characteristics over recommended operating free-air temperature range,
VCC = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
tPLH
tPHL
A
Y
MIN
TA = 25°C
TYP
MAX
MIN
MAX
1.5
6.1
9
1.5
10
1.5
5.2
7.4
1.5
8.2
UNIT
ns
switching characteristics over recommended operating free-air temperature range,
VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
tPLH
tPHL
A
Y
MIN
TA = 25°C
TYP
MAX
MIN
MAX
1.5
4.2
6.3
1.5
7.1
1.5
3.8
5.5
1.5
6
UNIT
ns
operating characteristics, VCC = 5 V, TA = 25°C
PARAMETER
Cpd
TEST CONDITIONS
Power dissipation capacitance per inverter
CL = 50 pF,
TYP
UNIT
29
pF
f = 1 MHz
PARAMETER MEASUREMENT INFORMATION
VCC
Input
(see Note B)
From Output
Under Test
CL = 50 pF
(see Note A)
50%
50%
0V
tPHL
500 Ω
tPLH
50% VCC
Output
VOH
50% VCC
VOL
VOLTAGE WAVEFORMS
LOAD CIRCUIT
NOTES: A. CL includes probe and jig capacitance.
B. Input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr = 3 ns, tf = 3 ns.
C. The outputs are measured one at a time with one input transition per measurement.
Figure 1. Load Circuit and Voltage Waveforms
4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright  1998, Texas Instruments Incorporated