TI TPS3106K33DBVR

TPS3103xxx
TPS3106xxx
TPS3110xxx
www.ti.com
SLVS363E – AUGUST 2001 – REVISED SEPTEMBER 2007
UltraLow Supply-Current/Supply-Voltage Supervisory Circuits
FEATURES
1
• Precision Supply Voltage Supervision Range:
0.9 V, 1.2 V, 1.5 V, 1.6 V, 2 V, and 3.3 V
• High Trip-Point Accuracy: 0.75%
• Supply Current of 1.2 μA (typical)
• RESET Defined With Input Voltages as Low as
0.4 V
• Power-On Reset Generator With a Delay Time
of 130 ms
• Push/Pull or Open-Drain RESET Outputs
• SOT23-6 Package
• Package Temperature Range: –40°C to +85°C
2
APPLICATIONS
•
•
•
•
•
•
DESCRIPTION
The TPS310x and TPS311x families of supervisory
circuits provide circuit initialization and timing
supervision, primarily for DSP and processor-based
systems.
During power-on, RESET is asserted when the
supply voltage (VDD) becomes higher than 0.4 V.
Thereafter, the supervisory circuit monitors VDD and
keeps the RESET output active as long as VDD
remains below the threshold voltage (VIT). An internal
timer delays the return of the output to the inactive
state to ensure proper system reset. The delay time
starts after VDD has risen above VIT. When VDD drops
below VIT, the output becomes active again.
All the devices of this family have a fixed-sense
threshold voltage (VIT) set by an internal voltage
divider.
Applications Using Low-Power DSPs,
Microcontrollers, or Microprocessors
Portable- and Battery-Powered Equipment
Intelligent Instruments
Wireless Communication Systems
Industrial Equipment
Notebook/Desktop Computers
The TPS3103 and TPS3106 have an active-low,
open-drain RESET output. The TPS3110 has an
active-low push/pull RESET.
The product spectrum is designed for supply voltages
of 0.9 V up to 3.3 V. The circuits are available in
SOT23-6 packages. The TPS31xx family is
characterized for operation over a temperature range
of –40°C to +85°C.
TPS3106
DBV PACKAGE
(TOP VIEW)
TPS3103
DBV PACKAGE
(TOP VIEW)
3.3 V
RESET
1
6
VDD
RSTVDD
1
6
VDD
GND
2
5
PFO
GND
2
5
RSTSENSE
4
PFI
1.6 V
VCORE
VDD
MR
3
TPS3106K33DBV
R3
VIO
DSP
R1
MR
3
4
SENSE
MR
RSTVDD
RESET
SENSE
TPS3110
DBV PACKAGE
(TOP VIEW)
R2
RSTSENSE
GND
RESET
1
6
VDD
GND
2
5
WDI
MR
3
4
SENSE
GND
GND
Typical Application Circuit
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2001–2007, Texas Instruments Incorporated
TPS3103xxx
TPS3106xxx
TPS3110xxx
www.ti.com
SLVS363E – AUGUST 2001 – REVISED SEPTEMBER 2007
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION (1)
(1)
(2)
PRODUCT
NOMINAL SUPPLY VOLTAGE
THRESHOLD VOLTAGE, VIT (2)
TPS3103E12DBVR
1.2 V
1.142 V
TPS3103E15DBVR
1.5 V
1.434 V
TPS3103H20DBVR
2.0 V
1.84 V
TPS3103K33DBVR
3.3 V
2.941 V
TPS3106E09DBVR
0.9 V
0.86 V
TPS3106E16DBVR
1.6 V
1.521 V
TPS3106K33DBVR
3.3 V
2.941 V
TPS3110E09DBVR
0.9 V
0.86 V
TPS3110E12DBVR
1.2 V
1.142 V
TPS3110E15DBVR
1.5 V
1.434 V
TPS3110K33DBVR
3.3 V
2.941 V
For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
Custom threshold voltages are available. Minimum order quantities apply. Contact factory for details and availability.
AVAILABLE OPTIONS
DEVICE
RESET OUTPUT
TPS3103
Open-drain
RSTSENSE, RSTVDD OUTPUT
TPS3106
TPS3110
SENSE INPUT
WDI INPUT
PFO OUTPUT
Open-drain
Open-drain
Push-pull
ü
ü
ü
ABSOLUTE MAXIMUM RATINGS (1)
Over operating free-air temperature range, unless otherwise noted.
Supply voltage, VDD (2)
MR Pin, VMR
All other pins
(2)
VALUE
UNIT
–0.3 to +3.6
V
–0.3 to VDD + 0.3
V
–0.3 to +3.6
V
Maximum low output current, IOL
5
mA
Maximum high output current, IOH
–5
mA
Input clamp current, IIK (VI < 0 or VI > VDD)
±10
mA
Output clamp current, IOK (VO < 0 or VO > VDD) (3)
±10
mA
Continuous total power dissipation
See Dissipation Rating Table
Operating temperature range, TA
–40 to +85
°C
Storage temperature range, TSTG
–65 to +150
°C
+260
°C
Soldering temperature
(1)
(2)
(3)
2
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values are with respect to GND. For reliable operation, the device must not be operated at 3.6 V for more than t = 1000h
continuously.
Output is clamped for push-pull outputs by the back gate diodes internal to the IC. No clamp exists for the open-drain outputs.
Submit Documentation Feedback
Copyright © 2001–2007, Texas Instruments Incorporated
TPS3103xxx
TPS3106xxx
TPS3110xxx
www.ti.com
SLVS363E – AUGUST 2001 – REVISED SEPTEMBER 2007
DISSIPATION RATINGS
PACKAGE
TA ≤ +25°C
POWER RATING
DERATING FACTOR
ABOVE TA = +25°C
TA = +70°C
POWER RATING
TA = +85°C
POWER RATING
DBV
437 mW
3.5 mW/°C
280 mW
227 mW
RECOMMENDED OPERATING CONDITIONS
Over operating free-air temperature range, unless otherwise noted.
Supply voltage, VDD (1)
Input voltage, VI
MIN
MAX
0.4
3.3
V
0
VDD + 0.3
V
0.7 × VDD
High-level input voltage, VIH at MR, WDI
V
0.3 × VDD
Low-level input voltage, VIL at MR, WDI
Input transition rise and fall rate at Δt/ΔV at MR, WDI
Operating temperature range, TA
(1)
UNIT
–40
V
100
ns/V
+85
°C
For proper operation of SENSE, PFI, and WDI functions: VDD ≥ 0.8 V.
ELECTRICAL CHARACTERISTICS
Over operating free-air temperature range (unless otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VDD = 3.3 V, IOH = –3 mA
VDD = 1.8 V, IOH = –2 mA
VOH
High-level output voltage
VDD = 1.5 V, IOH = –1 mA
0.8 × VDD
V
0.7 × VDD
V
VDD = 0.9 V, IOH = –0.4 mA
VDD = 0.5 V, IOH = –5 μA
VDD = 3.3 V, IOL = 3 mA
VOL
Low-level output voltage
VOL
Low-level output voltage
VDD = 1.5 V, IOL = 2 mA
VDD = 1.2 V, IOL = 1 mA
0.3
V
0.1
V
VDD = 0.9 V, IOL = 500 μA
Negative-going input
threshold voltage (1)
VIT–
VIT – (S)
Negative-going input
threshold voltage (1)
VHYS
Hysteresis at VDD input
RESET only
VDD = 0.4 V, IOL = 5 μA
TPS31xxE09
0.854
0.860
0.866
TPS31xxE12
1.133
1.142
1.151
1.423
1.434
1.445
1.512
1.523
1.534
TPS31xxH20
1.829
1.843
1.857
TPS31xxK33
2.919
2.941
2.963
0.542
0.551
0.559
TPS31xxE15
TPS31xxE16
SENSE, PFI
TA = +25°C
VDD ≥ 0.8 V, TA = +25°C
0.8 V ≤ VIT < 1.5 V
20
1.6 V ≤ VIT < 2.4 V
30
2.5 V ≤ VIT < 3.3 V
50
T(K)
Temperature coefficient of VIT−, PFI,
SENSE
TA = –40°C to +85°C
VHYS
Hysteresis at SENSE, PFI input
VDD ≥ 0.8 V
IIH
(1)
High-level input current
–0.012
V
V
mV
–0.019
15
%/K
mV
MR
MR = VDD, VDD = 3.3 V
–25
25
SENSE, PFI,
WDI
SENSE, PFI, WDI = VDD,
VDD = 3.3 V
–25
25
nA
To ensure the best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 μF) should be placed close to the supply
terminals.
Copyright © 2001–2007, Texas Instruments Incorporated
Submit Documentation Feedback
3
TPS3103xxx
TPS3106xxx
TPS3110xxx
www.ti.com
SLVS363E – AUGUST 2001 – REVISED SEPTEMBER 2007
ELECTRICAL CHARACTERISTICS (continued)
Over operating free-air temperature range (unless otherwise noted).
PARAMETER
IIL
Low-level input current
IOH
High-level output current
at RESET (2)
IDD
MIN
TYP
MAX
UNIT
MR
MR = 0 V, VDD = 3.3 V
TEST CONDITIONS
–47
–33
–25
μA
SENSE, PFI,
WDI
SENSE, PFI, WDI = 0 V,
VDD = 3.3 V
–25
25
nA
Open-drain
VDD = VIT + 0.2 V, VOH = 3.3 V
200
nA
Supply current
VDD > VIT (average current),
VDD < 1.8 V
1.2
3
VDD > VIT (average current),
VDD > 1.8 V
2
4.5
VDD < VIT, VDD < 1.8 V
22
VDD < VIT, VDD > 1.8 V
27
Internal pull-up resistor at MR
CI
(2)
μA
70
100
Input capacitance at MR, SENSE, PFI, WDI VI = 0 V to VDD
130
kΩ
1
pF
Also refers to RSTVDD and RSTSENSE.
SWITCHING CHARACTERISTICS
At RL = 1 MΩ, CL = 50 pF, and TA = –40°C to +85°C, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
65
130
195
ms
VIH = 1.1 × VIT, VIL = 0.9 × VIT
40
μs
VDD to RESET or
RSTVDD delay
VIH = 1.1 × VIT, VIL = 0.9 × VIT
40
μs
Propagation delay time,
high-to-low level output
SENSE to RESET or
RSTSENSE delay
VDD ≥ 0.8 V, VIH = 1.1 × VIT, VIL = 0.9 × VIT
40
μs
tPLH
Propagation delay time,
high-to-low level output
SENSE to RESET or
RSTSENSE delay
VDD ≥ 0.8 V, VIH = 1.1 × VIT, VIL = 0.9 × VIT
40
μs
tPHL
Propagation delay time,
high-to-low level output
PFI to PFO delay
VDD ≥ 0.8 V, VIH = 1.1 × VIT, VIL = 0.9 × VIT
40
μs
tPLH
Propagation delay time,
low-to-high level output
PFI to PFO delay
VDD ≥ 0.8 V, VIH = 1.1 × VIT, VIL = 0.9 × VIT
300
μs
tPHL
Propagation delay time,
low-to-high level output
MR to RESET.
RSTVDD,
RSTSENSE delay
VDD ≥ 1.1 × VIT, VIL = 0.3 × VDD, VIH = 0.7 × VDD
1
5
μs
tPLH
Propagation delay time,
low-to-high level output
MR to RESET.
RSTVDD,
RSTSENSE delay
VDD ≥ 1.1 × VIT, VIL = 0.3 × VDD, VIH = 0.7 × VDD
1
5
μs
VDD ≥ 1.1 × VIT, MR = 0.7 × VDD, See Timing Diagrams
tD
Delay time
tPHL
Propagation delay time,
high-to-low level output
VDD to RESET or
RSTVDD delay
tPLH
Propagation delay time,
low-to-high level output
tPHL
TIMING REQUIREMENTS
At RL = 1 MΩ, CL = 50 pF, and TA = –40°C to +85°C, unless otherwise noted.
PARAMETER
tT(OUT)
tW
4
Time-out period
Pulse width
TEST CONDITIONS
MIN
TYP
MAX
UNIT
0.55
1.1
1.65
s
at WDI
VDD ≥ 0.85 V
at VDD
VIH = 1.1 × VIT, VIL = 0.9 × VIT–, VIT– = 0.86 V
20
at MR
VDD ≥ VIT + 0.2 V, VIL = 0.3 × VDD, VIH = 0.7 × VDD
0.1
at SENSE
VDD ≥ VIT, VIH = 1.1 × VIT − (S), VIL = 0.9 × VIT − (S)
20
at PFI
VDD ≥ 0.85 V, VIH = 1.1 × VIT − (S),VIL = 0.9 × VIT − (S)
20
at WDI
VDD ≥ VIT, VIL = 0.3 × VDD, VIH = 0.7 × VDD
0.3
Submit Documentation Feedback
μs
Copyright © 2001–2007, Texas Instruments Incorporated
TPS3103xxx
TPS3106xxx
TPS3110xxx
www.ti.com
SLVS363E – AUGUST 2001 – REVISED SEPTEMBER 2007
FUNCTIONAL BLOCK DIAGRAMS
TPS3103
VDD
VIT+
_
MR
Reset Logic
and Timer
+
_
PFI
RESET
PFO
0.551 V
GND
TPS3106
VDD
VIT-
+
_
MR
+
_
SENSE
Reset Logic
and Timer
Reset Logic
and Timer
RSTVDD
RSTSENSE
0.551 V
GND
Copyright © 2001–2007, Texas Instruments Incorporated
Submit Documentation Feedback
5
TPS3103xxx
TPS3106xxx
TPS3110xxx
www.ti.com
SLVS363E – AUGUST 2001 – REVISED SEPTEMBER 2007
TPS3110
VDD
VIT-
+
_
MR
RESET
Reset Logic
and Timer
+
_
SENSE
0.551 V
Watchdog
Logic and
Control
WDI
GND
Table 1. TPS3103 FUNCTION TABLE
(1)
MR
V(PFI) > 0.551 V
VDD > VIT
RESET
PFO
L
0
X (1)
L
L
L
1
X
L
H
H
0
0
L
L
H
0
1
H
L
H
1
0
L
H
H
1
1
H
H
X = Don’t care.
Table 2. TPS3106 FUNCTION TABLE
MR
V(SENSE) > 0.551 V
VDD > VIT
RSTVDD
RSTSENSE
(1)
X
L
L
H
0
0
L
L
H
0
1
H
L
H
1
0
L
H
H
1
1
H
H
L
(1)
X
X = Don’t care.
Table 3. TPS3110 FUNCTION TABLE (1)
MR
V(SENSE) > 0.551 V
VDD > VIT
RESET
(2)
X
L
H
0
0
L
H
0
1
L
H
1
0
L
H
1
1
H
L
(1)
(2)
6
X
Function of watchdog-timer not shown.
X = Don’t care.
Submit Documentation Feedback
Copyright © 2001–2007, Texas Instruments Incorporated
TPS3103xxx
TPS3106xxx
TPS3110xxx
www.ti.com
SLVS363E – AUGUST 2001 – REVISED SEPTEMBER 2007
PIN DESCRIPTIONS
TPS3106
DBV PACKAGE
(TOP VIEW)
TPS3103
DBV PACKAGE
(TOP VIEW)
TPS3110
DBV PACKAGE
(TOP VIEW)
RESET
1
6
VDD
RSTVDD
1
6
VDD
GND
2
5
PFO
GND
2
5
RSTSENSE
MR
3
4
PFI
MR
3
4
SENSE
RESET
1
6
VDD
GND
2
5
WDI
MR
3
4
SENSE
TERMINAL FUNCTIONS
TERMINAL
DESCRIPTION
NAME
DEVICE
NO.
GND
ALL
2
GND
MR
ALL
3
Manual-reset input. Pull low to force a reset. RESET remains low as long as MR is low and for
the timeout period after MR goes high. Leave unconnected or connect to VDD when unused.
PFI
TPS3103
4
Power-fail input compares to 0.551 V with no additional delay. Connect to VDD if not used.
PFO
TPS3103
5
Power-fail output. Goes high when voltage at PFI rises above 0.551 V.
RESET
TPS3103,
TPS3110
1
Active-low reset output. Either push-pull or open-drain output stage.
RSTSENSE
TPS3106
5
Active-low reset output. Logic level at RSTSENSE only depends on the voltage at SENSE and
the status of MR.
RSTVDD
TPS3106
1
Active-low reset output. Logic level at RSTVDD only depends on the voltage at VDD and the
status of MR.
SENSE
TPS3106,
TPS3110
4
A reset will be asserted if the voltage at SENSE is lower than 0.551 V. Connect to VDD if
unused.
VDD
ALL
6
Supply voltage. Powers the device and monitors its own voltage.
WDI
TPS3110
5
Watchdog timer input. If WDI remains high or low longer than the time-out period, then reset is
triggered. The timer clears when reset is asserted or when WDI sees a rising edge or a falling
edge.
Copyright © 2001–2007, Texas Instruments Incorporated
Submit Documentation Feedback
7
TPS3103xxx
TPS3106xxx
TPS3110xxx
www.ti.com
SLVS363E – AUGUST 2001 – REVISED SEPTEMBER 2007
TIMING DIAGRAMS
Timing Diagrams for TPS3103
VDD
VIT
0.4 V
t
tD
SENSE
VIT - (S) = 0.551 V
tD
tD
tD
tD
t
t
RESET
Output Condition
Undefined
Output Condition
Undefined
t
MR
t
PFI
VIT - (S) = 0.551 V
t
PFO
Output Condition
Undefined
Output Condition
Undefined
t
8
Submit Documentation Feedback
Copyright © 2001–2007, Texas Instruments Incorporated
TPS3103xxx
TPS3106xxx
TPS3110xxx
www.ti.com
SLVS363E – AUGUST 2001 – REVISED SEPTEMBER 2007
Timing Diagram for TPS3106
VDD
VIT
0.4 V
tD
t
tD
RSTVDD
Output Condition
Undefined
Output Condition
Undefined
t
SENSE
VIT - (S) = 0.551 V
RSTSENSE
t
tD
Output Condition
Undefined
Output Condition
Undefined
tD
t
MR
t
Copyright © 2001–2007, Texas Instruments Incorporated
Submit Documentation Feedback
9
TPS3103xxx
TPS3106xxx
TPS3110xxx
www.ti.com
SLVS363E – AUGUST 2001 – REVISED SEPTEMBER 2007
Timing Diagram for TPS3110
VDD
VIT
0.4 V
tD
t
SENSE
VIT - (S) = 0.551 V
tD
tD
tD
t
tD
RESET
tD
Output Condition
Undefined
Output Condition
Undefined
t(TOUT)
WDI
x = Don’t Care
MR
t
TYPICAL CHARACTERISTICS
TPS3110E09
SUPPLY CURRENT
vs
SUPPLY VOLTAGE
TPS3110E09
LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT
20
IDD - Supply Current - mA
18
16
TA = 25°C
14
TA = 0°C
SENSE = VDD
MR = Open
RESET = Open
WDI: Triggered
12
10
TA = -40°C
8
6
4
VOL - Low-Level Output Voltage - V
0.30
TA = 85°C
VDD = 0.9 V
SENSE = GND
MR = GND
WDI = GND
0.25
0.20
TA = 85°C
TA = 25°C
0.15
TA = 0°C
0.10
TA = -40°C
0.05
2
0
0
0.5
1.0
1.5
2.0
2.5
VDD - Supply Voltage - V
Figure 1.
10
Submit Documentation Feedback
3.0
0
0
0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8
IOL - Low-Level Output Current - mA
2.0
Figure 2.
Copyright © 2001–2007, Texas Instruments Incorporated
TPS3103xxx
TPS3106xxx
TPS3110xxx
www.ti.com
SLVS363E – AUGUST 2001 – REVISED SEPTEMBER 2007
TYPICAL CHARACTERISTICS (continued)
TPS3110E09
LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT
TPS3110E09
HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT
0.90
1.0
VDD = 3.3 V
SENSE = GND
MR = GND
WDI = GND
0.8
TA = 85°C
VOH - High-Level Output Voltage - V
VOL - Low-Level Output Voltage - V
0.9
TA = 25°C
0.7
0.6
TA = 0°C
0.5
TA = -40°C
0.4
0.3
0.2
0.85
TA = 85°C
0.80
0.75
TA = 25°C
TA = 0°C
0.70
VDD = 0.9 V
SENSE = VDD
MR = VDD
WDI : Triggered
0.65
0.1
0
0
2
4
6
8
10
12
14
16
18
0.60
20
0
IOL - Low-Level Output Current - mA
Figure 3.
-0.2
-0.3
-0.4
-0.5
IOH - High-Level Output Current - mA
Figure 4.
TPS3110K33
HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT
MINIMUM PULSE DURATION AT VDD
vs
THRESHOLD OVERDRIVE VOLTAGE
3.4
50
VDD = 3.3 V
SENSE = VDD
MR = VDD
WDI : Triggered
3.2
tW - Minimum Pulse Duration at VDD - ms
VOH - High-Level output Voltage - V
-0.1
TA = -40°C
3.0
TA = -40°C
2.8
TA = 0°C
2.6
TA = 25°C
2.4
TA = 85°C
2.2
2.0
MR : Open
SENSE = VDD
45
40
35
30
VDD = 3.3 V
25
20
15
10
VDD = 0.9 V
5
0
0
-5
-10
-15
-20
IOH - Low-Level Output Current - mA
Figure 5.
Copyright © 2001–2007, Texas Instruments Incorporated
-25
0
0.1
0.2
0.3
0.4
0.5
VDD - Threshold Overdrive Voltage - V
Figure 6.
Submit Documentation Feedback
11
TPS3103xxx
TPS3106xxx
TPS3110xxx
www.ti.com
SLVS363E – AUGUST 2001 – REVISED SEPTEMBER 2007
TYPICAL CHARACTERISTICS (continued)
NORMALIZED THRESHOLD VOLTAGE
vs
FREE-AIR TEMPERATURE
VIT - Normalized Threshold Voltage - V
1.008
1.006
1.004
1.002
1.000
0.998
0.996
0.994
0.992
-50
0
50
100
TA - Free-Air Temperature - °C
Figure 7.
12
Submit Documentation Feedback
Copyright © 2001–2007, Texas Instruments Incorporated
TPS3103xxx
TPS3106xxx
TPS3110xxx
www.ti.com
SLVS363E – AUGUST 2001 – REVISED SEPTEMBER 2007
APPLICATION INFORMATION
The TPS31xx family has a quiescent current in the 1-μA to 2-μA range. When RESET is active, triggered by the
voltage monitored at VDD, the quiescent current increases to about 20 μA (see the Electrical Characteristics).
In some applications it is necessary to minimize the quiescent current even during the reset period. This is
especially true when the voltage of a battery is supervised and the RESET is used to shut down the system or
for an early warning. In this case the reset condition will last for a longer period of time. The current drawn from
the battery should almost be zero, especially when the battery is discharged.
For this kind of application, either the TPS3103 or TPS3106 is a good fit. To minimize current consumption,
select a version where the threshold voltage is lower than the voltage monitored at VDD. The TPS3106 has two
reset outputs. One output (RSTVDD) is triggered from the voltage monitored at VDD. The other output
(RSTSENSE) is triggered from the voltage monitored at SENSE. In the application shown in Figure 8, the
TPS3106E09 is used to monitor the input voltage of two NiCd or NiMH cells. The threshold voltage (V(TH) = 0.86
V) was chosen as low as possible to ensure that the supply voltage is always higher than the threshold voltage
at VDD. The voltage of the battery is monitored using the SENSE input. The voltage divider was calculated to
assert a reset using the RSTSENSE output at 2 × 0.8 V = 1.6 V.
R1 + R2
ǒ
Ǔ
VTRIP
*1
VIT(S)
(1)
where:
VTRIP is the voltage of the battery at which a reset is asserted and
VIT(S) is the threshold voltage at SENSE = 0.551 V.
R1 was chosen for a resistor current in the 1-μA range.
With VTRIP = 1.6 V:
R1 ≡ 1.9 × R2
R1 = 820 kΩ, R2 = 430 kΩ
VDD
R1
TPS3106E09DBV
R3
MR
2 Cell
NiMH
RSTVDD
SENSE
RSTSENSE
R2
Reset Output
GND
Figure 8. Battery Monitoring with 3-μA Supply Current for Device and Resistor Divider
Copyright © 2001–2007, Texas Instruments Incorporated
Submit Documentation Feedback
13
TPS3103xxx
TPS3106xxx
TPS3110xxx
SLVS363E – AUGUST 2001 – REVISED SEPTEMBER 2007
www.ti.com
WATCHDOG
The TPS3110 device integrates a watchdog timer that must be periodically triggered by a positive or negative
transition of WDI. When the supervising system fails to retrigger the watchdog circuit within the time-out interval,
RESET becomes active for the time period (tD). This event also reinitializes the watchdog timer.
MANUAL RESET (MR)
Many μC-based products require manual-reset capability, allowing an operator or logic circuitry to initiate a reset.
Logic low at MR asserts reset. Reset remains asserted while MR is low and for a time period (tD) after MR
returns high. The input has an internal 100-kΩ pull-up resistor, so it can be left open if it is unused.
Connect a normally open momentary switch from MR to GND to create a manual reset function. External
debounce is not required. If MR is driven from long cables or if the device is used in noisy environments,
connecting a 0.1-μF capacitor from MR to GND provides additional noise immunity.
If there is a possibility of transient or DC conditions causing MR to rise above VDD, a diode should be used to
limit MR to a diode drop above VDD.
PFI, PFO
The TPS3103 has an integrated power-fail (PFI) comparator with a separate open-drain (PFO) output. The PFI
and PFO can be used for low-battery detection, power-fail warning, or for monitoring a power supply other than
the main supply, and has no effect on RESET.
An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail
input (PFI) will be compared with an internal voltage reference of 0.551 V. If the input voltage falls below the
power-fail threshold (VIT – (S)), the power-fail output (PFO) goes low. If it goes above 0.551 V plus approximately
15-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any
voltage above 0.551 V. The sum of both resistors should be approximately 1 MΩ, to minimize power
consumption and to assure that the current into the PFI pin can be neglected, compared with the current through
the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal
variation of sensed voltage. If the power-fail comparator is unused, connect PFI to GND and leave PFO
unconnected. For proper operation of the PFI-comparator, the supply voltage (VDD) must be higher than 0.8 V.
SENSE
The voltage at the SENSE input is compared with a reference voltage of 0.551 V. If the voltage at SENSE falls
below the sense-threshold (VIT − (S)), reset is asserted. On the TPS3106, a dedicated RSTSENSE output is
available. On the TPS3110, the logic signal from SENSE is OR-wired with the logic signal from VDD or MR. An
internal timer delays the return of the output to the inactive state, once the voltage at SENSE goes above 0.551
V plus about 15 mV of hysteresis. For proper operation of the SENSE-comparator, the supply voltage must be
higher than 0.8 V.
14
Submit Documentation Feedback
Copyright © 2001–2007, Texas Instruments Incorporated
TPS3103xxx
TPS3106xxx
TPS3110xxx
www.ti.com
SLVS363E – AUGUST 2001 – REVISED SEPTEMBER 2007
2V
VDD
R1
(1)
MSP430
Low-Power mC
Px.x
RESET
TPS3103H20
MR
RESET
PFI
R2
VDD
(1)
Analog
Circuit
Py.x
PFO
GND
GND
-2 V
V(NEG_TH) = 0.551 V - R2 (VDD - 0.551 V)
R1
(1) Resistor may be integrated in mC.
Figure 9. TPS3103 Monitoring a Negative Voltage
3.3 V
1.5 V
VCORE
VDD
V(CORE_TH) = 0.551 V x R1 + R2
R2
R1
TPS3110K33
MR
RESET
SENSE
WDI
R2
GND
VIO
DSP
RESET
Px.y
GND
GND
Figure 10. TPS3110 in a DSP-System Monitoring Both Supply Voltages
Copyright © 2001–2007, Texas Instruments Incorporated
Submit Documentation Feedback
15
PACKAGE OPTION ADDENDUM
www.ti.com
12-Sep-2007
PACKAGING INFORMATION
Orderable Device
Status (1)
Package
Type
Package
Drawing
Pins Package Eco Plan (2)
Qty
TBD
Lead/Ball Finish
SN0402002DBVR
ACTIVE
SOT-23
DBV
6
TPS3103E12DBVR
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3103E12DBVRG4
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3103E12DBVT
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3103E12DBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3103E15DBVR
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3103E15DBVRG4
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3103E15DBVT
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3103E15DBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3103H20DBVR
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3103H20DBVRG4
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3103H20DBVT
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3103H20DBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3103K33DBVR
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3103K33DBVRG4
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3103K33DBVT
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3103K33DBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3106E09DBVR
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3106E09DBVRG4
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3106E09DBVT
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3106E09DBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3106E16DBVR
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3106E16DBVRG4
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3106E16DBVT
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3106E16DBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
Addendum-Page 1
Call TI
MSL Peak Temp (3)
Call TI
PACKAGE OPTION ADDENDUM
www.ti.com
12-Sep-2007
Orderable Device
Status (1)
Package
Type
Package
Drawing
Pins Package Eco Plan (2)
Qty
TPS3106K33DBVR
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3106K33DBVRG4
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3106K33DBVT
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3106K33DBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110E09DBVR
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110E09DBVRG4
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110E09DBVT
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110E09DBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110E12DBVR
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110E12DBVRG4
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110E12DBVT
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110E12DBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110E15DBVR
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110E15DBVRG4
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110E15DBVT
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110E15DBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110K33DBVR
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110K33DBVRG4
ACTIVE
SOT-23
DBV
6
3000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110K33DBVT
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TPS3110K33DBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
Lead/Ball Finish
MSL Peak Temp (3)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com
12-Sep-2007
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 3
PACKAGE MATERIALS INFORMATION
www.ti.com
5-Oct-2007
TAPE AND REEL BOX INFORMATION
Device
Package Pins
Site
Reel
Diameter
(mm)
Reel
Width
(mm)
A0 (mm)
B0 (mm)
K0 (mm)
P1
(mm)
W
Pin1
(mm) Quadrant
TPS3103E12DBVR
DBV
6
SITE 48
179
8
3.2
3.2
1.4
4
8
Q3
TPS3103E12DBVT
DBV
6
SITE 48
179
8
3.2
3.2
1.4
4
8
Q3
TPS3103E15DBVR
DBV
6
SITE 48
179
8
3.2
3.2
1.4
4
8
Q3
TPS3103E15DBVT
DBV
6
SITE 48
179
8
3.2
3.2
1.4
4
8
Q3
TPS3103H20DBVR
DBV
6
SITE 48
179
8
3.2
3.2
1.4
4
8
Q3
TPS3103H20DBVT
DBV
6
SITE 48
179
8
3.2
3.2
1.4
4
8
Q3
TPS3103K33DBVR
DBV
6
SITE 48
179
8
3.2
3.2
1.4
4
8
Q3
TPS3103K33DBVR
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
TPS3103K33DBVT
DBV
6
SITE 48
179
8
3.2
3.2
1.4
4
8
Q3
TPS3103K33DBVT
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
TPS3106E09DBVR
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
TPS3106E09DBVT
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
TPS3106E16DBVR
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
TPS3106E16DBVT
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
TPS3106K33DBVR
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
TPS3106K33DBVT
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
TPS3110E09DBVR
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
TPS3110E09DBVT
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
TPS3110E12DBVR
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
Device
5-Oct-2007
Package Pins
Site
Reel
Diameter
(mm)
Reel
Width
(mm)
A0 (mm)
B0 (mm)
K0 (mm)
P1
(mm)
W
Pin1
(mm) Quadrant
TPS3110E12DBVT
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
TPS3110E15DBVR
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
TPS3110E15DBVT
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
TPS3110K33DBVR
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
TPS3110K33DBVT
DBV
6
SITE 40
180
9
3.15
3.2
1.4
4
8
Q3
Device
Package
Pins
Site
Length (mm)
Width (mm)
Height (mm)
TPS3103E12DBVR
DBV
6
SITE 48
195.0
200.0
45.0
TPS3103E12DBVT
DBV
6
SITE 48
195.0
200.0
45.0
TPS3103E15DBVR
DBV
6
SITE 48
195.0
200.0
45.0
TPS3103E15DBVT
DBV
6
SITE 48
195.0
200.0
45.0
TPS3103H20DBVR
DBV
6
SITE 48
195.0
200.0
45.0
TPS3103H20DBVT
DBV
6
SITE 48
195.0
200.0
45.0
TPS3103K33DBVR
DBV
6
SITE 48
195.0
200.0
45.0
TPS3103K33DBVR
DBV
6
SITE 40
182.0
182.0
20.0
TPS3103K33DBVT
DBV
6
SITE 48
195.0
200.0
45.0
TPS3103K33DBVT
DBV
6
SITE 40
182.0
182.0
20.0
TPS3106E09DBVR
DBV
6
SITE 40
182.0
182.0
20.0
TPS3106E09DBVT
DBV
6
SITE 40
182.0
182.0
20.0
Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
5-Oct-2007
Device
Package
Pins
Site
Length (mm)
Width (mm)
Height (mm)
TPS3106E16DBVR
DBV
6
SITE 40
182.0
182.0
20.0
TPS3106E16DBVT
DBV
6
SITE 40
182.0
182.0
20.0
TPS3106K33DBVR
DBV
6
SITE 40
182.0
182.0
20.0
TPS3106K33DBVT
DBV
6
SITE 40
182.0
182.0
20.0
TPS3110E09DBVR
DBV
6
SITE 40
182.0
182.0
20.0
TPS3110E09DBVT
DBV
6
SITE 40
182.0
182.0
20.0
TPS3110E12DBVR
DBV
6
SITE 40
182.0
182.0
20.0
TPS3110E12DBVT
DBV
6
SITE 40
182.0
182.0
20.0
TPS3110E15DBVR
DBV
6
SITE 40
182.0
182.0
20.0
TPS3110E15DBVT
DBV
6
SITE 40
182.0
182.0
20.0
TPS3110K33DBVR
DBV
6
SITE 40
182.0
182.0
20.0
TPS3110K33DBVT
DBV
6
SITE 40
182.0
182.0
20.0
Pack Materials-Page 3
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements,
improvements, and other changes to its products and services at any time and to discontinue any product or service without notice.
Customers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s
standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this
warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily
performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should
provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask
work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services
are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such
products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under
the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an
unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties
may be subject to additional restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service
voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business
practice. TI is not responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would
reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement
specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications
of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related
requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any
applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its
representatives against any damages arising out of the use of TI products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is
solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in
connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products
are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any
non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
www.ti.com/broadband
Interface
interface.ti.com
Digital Control
www.ti.com/digitalcontrol
Logic
logic.ti.com
Military
www.ti.com/military
Power Mgmt
power.ti.com
Optical Networking
www.ti.com/opticalnetwork
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
RFID
www.ti-rfid.com
Telephony
www.ti.com/telephony
Low Power
Wireless
www.ti.com/lpw
Video & Imaging
www.ti.com/video
Wireless
www.ti.com/wireless
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated