㆒華半導體股份㈲限公司 PIR CONTROLLER MOSDESIGN SEMICONDUCTOR CORP. M7610A PIR CONTROLLER GENERAL DESCRIPTION 功能敘述 The M7610A is a CMOS LSI designed for automatic PIR lamp control. It can operating with 2 wire configurations for triac applications or with 3 wire configurations for relay applications. The chip contains operational amplifiers, comparator, timer, a zero crossing detector, a control circuit, a voltage regulator, a system oscillator and an output timing oscillator. FEATURES 產品特長 • On-chip regulator. • Adjustable output duration. • CDS input. • 30 second warm-up. • ON/AUTO/OFF selected by MODE pin. • Override function. • Auto-reset if the ZC signal disappears for over 3 second. • 16 pin DIP or SOP package. APPLICATIONS 產品應用 • PIR light controller, Motion Detector, Alarm system, Auto-door bell. BLOCK DIAGRAM 功能方塊圖 OP2O OP2N OP2P + OP1O OP1N OP1P VEE + - Comparator Latch Circuit Voltage Divider Mode & CDS Circuit Control Circuit Output circuit MODE CDS RELAY (TRIAC) Regulator RSTB OSCD Delay Oscillator Delay Circuit OSCS System Oscillator System Oscillator 1/10 Zero Cross Debounce ZC 2003-01-02 ㆒華半導體股份㈲限公司 PIR CONTROLLER MOSDESIGN SEMICONDUCTOR CORP. M7610A PIR CONTROLLER ABSOLUTE MAXIMUM RATING (TA=25℃) Parameter Supply Voltage Input Voltage Operating Temperature Storage Temperature Zero Crossing Current Rating -0.3 to 13.0 VSS-0.3~VDD +0.3 -25 to 75 -50 to 125 Max 300 Unit V V ℃ ℃ μA ELECTRICAL CHARACTERISTICS Characteristics Operating Voltage Regulator Output Voltage Operating Current CDS “H” Transfer Voltage CDS “L” Transfer Voltage Output Source Current(Relay, Triac) Output Sink Current(Relay, Triac) VEE Sink Current “H” Input Voltage “L” Input Voltage ZC “H” Transfer Voltage ZC “H” Transfer Voltage ZC “L” Transfer Voltage Sym. VDD VEE IDD VTH1 VTH1 IOH1 IOL1 IOL2 VIH VIL VTH2 VTH2 VTL2 Min. 5 3.5 — 6.4 3.7 -6 40 — 0.8 VDD — 4.7 4.7 1.3 Typ. 9 4 100 8 4.7 -12 80 1 — — 6.7 6.7 1.8 Max. 12 4.5 350 9.6 5.6 — — — — 0.2 VDD 8.7 8.7 2.3 Unit V V μA V V mA mA mA V V V V V System Oscillator Frequency Delay Oscillator Frequency OP Amp Open Loop Gain OP Amp Input Offset Voltage FSYS 12.8 16 19.2 KHz Rosc=680KΩ, Cosc=100P ( RELAY) Rosc=620KΩ, Cosc=100P ( TRIAC ) Fd AVO Vos 1.28 60 ― 1.6 80 10 1.92 — 35 KHz dB mV Roscd=270K,COSCD=3900P No load No load 2/10 Conditions VDD—VEE No load, OSC on. VOH = 10.8V VOL = 1.2V VDD-VEE=4V 2003-01-02 ㆒華半導體股份㈲限公司 PIR CONTROLLER MOSDESIGN SEMICONDUCTOR CORP. M7610A PIR CONTROLLER Pin Assignment VSS 1 16 RELAY 1 16 OP2O OP2O VSS OP2N OP2N TRIAC OSCD OP2P OSCD OP2P OSCS OP1O OSCS OP1O ZC OP1N ZC OP1N CDS OP1P CDS OP1P MODE RSTB MODE RSTB VDD 8 9 VEE VDD 8 9 VEE Pin Description Pin No A Pin Name Description B 1 VSS 2 Negative power supply. RELAY Relay drive output through external NPN transistor. Active high. 2 TRIAC Triac drive output. Pulse output when active. 3 3 OSCD Delay time oscillator I/O pin. 4 4 OSCS System oscillator I/O pin. 5 5 ZC 6 6 CDS 7 7 MODE 8 8 VDD Positive power supply. 9 9 VEE Regulated voltage output pin. 10 10 RSTB Chip reset input pin. Active low. 11 11 OP1P Noninverting input of OP1. 12 12 OP1N Inverting input of OP1. 13 13 OP1O Output of OP1. 14 14 OP2P Noninverting input of OP2. 15 15 OP2N Inverting input of OP2. 16 16 OP2O Output of OP2. Input pin for AC zero crossing detecting. Connect to the CDS voltage divider for daytime/night auto-detecting. Operating mode selection input. 3/10 2003-01-02 ㆒華半導體股份㈲限公司 PIR CONTROLLER MOSDESIGN SEMICONDUCTOR CORP. M7610A PIR CONTROLLER Trigger Timing RSTB CDS Output Enable Comparator input 5 sec -Irigger level -Irigger level (Note1) Comparator output Detect Enable Power-on delay time 30S 10S <24ms >24ms (Note 2) Test enable Test Enable RELAY ON ON TRIAC Pulse output (Note 3) Note : 1. The output will be activated, if the trigger signal meets the following criteria: • 3 triggers within 2 seconds. • A trigger signal sustain duration≧0.34s. • 2 trigger signals within 2s with one of the trigger signal sustain≧0.16s. 2. The effective comparator output width can be selected to be 24ms or 32ms or 48ms by mask option, the default is 24ms (system frequency = 16KHz). 3. The output duration is set by external RC connected to the OSCD pin. Functional Description • VEE : The VEE supplies power to the analog front end circuits with a stabilized voltage which is –4V with respect to VDD normally. • OSCS : System oscillator input pin, connect to external RC to generate 16KHz system frequency. Rs 560K Cs 100P Fig.1 System oscillator • OSCD : Output timing oscillator input pin, connect to external RC to obtain desired output turn-on duration. Variable output turn-on duration can be obtained by selecting various values of RC or using a variable resistor. RD CD Fig.2 Output timing oscillator 4/10 2003-01-02 ㆒華半導體股份㈲限公司 PIR CONTROLLER MOSDESIGN SEMICONDUCTOR CORP. M7610A PIR CONTROLLER • RELAY (TRIAC) : The output pin is set as a relay driving (active high) output for the M7610A, or as a triac driving (active low)output for the M7610B. The output active duration is controlled by the OSCD oscillating period. OUTPUT M7610A Relay M7610B Triac • CDS : This pin is a CMOS Schmitt trigger input structure. It is used to distinguish between day time & night. When the input voltage of CDS is high the PIR input will be enabled. When CDS is low the PIR input will be disabled. The input disable to enable debounce time is 5 seconds. Connect this pin to VDD when not using this function. CDS LOW HIGH Status Day time Night CDS PIR Disable Enable 5 sec PIR enable <5 sec disable • MODE : This tri-state input pin is used to select the operating mode. MODE Status Operating Mode VDD ON VSS OFF OPEN AUTO RELAY (TRIAC) Description Output always ON: RELAY pin output high for relay driving. TRIAC pin pulse train output synchronized by ZC for triac driving. Output always OFF: RELAY pin output low for relay driving. TRIAC output high for triac driving. Outputs remain in off state, until activated by a valid PIR input trigger signal. When working in AUTO mode, the chip allows override control by switching the ZC signal. • ZC : this pin is a CMOS input structure. It receives AC line frequency and generates zero crossing pulses to synchronize the triac driver. By effective ZC signal switching (switch OFF/ON 1 or 2 times within 3 seconds, by mask option), the chip provides following additional functions: • Test mode control : Within 10 seconds after power-on, effective ZC switching will force the chip to enter the test mode. During the test mode, the outputs will be active for 2 seconds duration each time when triggered by a valid PIR trigger signal. If there is a time interval of more than 5s without a valid trigger input, the chip will go to AUTO automatically. 10s RSTB <30s warm-up time ZC <3S OFF/ON one or two times by mask option TEST enable Comparator output >0.34s Flash 3 times in 1Hz Flash or not by mask option # ON ON RELAY (TRAIC) ON # ON OFF # : flash 3 times at 2Hz rate. flash or not is a mask option 2S 2S 2S 2S 2S >5s 5/10 2003-01-02 ㆒華半導體股份㈲限公司 PIR CONTROLLER MOSDESIGN SEMICONDUCTOR CORP. M7610A PIR CONTROLLER • Override control : when the chip is working in AUTO mode (MODE= open), the output will be activated by a valid PIR trigger signal and the output active duration controlled by the OSCD oscillating period. The lamp can be switched to always on from the AUTO state by either switching the MODE pin to VDD or switching the ZC signal by an OFF/ON operation of the power switch (OFF/ON 1 or 2 times within 3 second by mask option). The term override here means changing the operating mode by switching the power switch. The chip can be toggled from ON to AUTO by an override operation. If the chip is overridden to ON and there is no further override operation, it will return to AUTO automatically after an internal preset ON time duration has elapsed. This override ON time duration can be selected to be 4 or 6 or 8 hours by mask option. The default is 8 hours. The chip offers a mask option for selecting an output flash (3 times)or not when changing the operating mode. It will flash 3 times at a 1Hz rate every time when the IC changes from AUTO to another mode and flash 3 times at a 2Hz rate when returning to AUTO mode. However it will not flash if the mode is changed by switching the MODE switch. flash Operating Mode AUTO flash ON flash AUTO flash ON AUTO 4,6 or 8 hr b mask option ZC Fig.3 ZC overidde timing • RSTB : This pin is used to reset the chip. Internal pull-high, active low. Fig4 shows an RSTB application example. The use of CRST can extend the power-on initial time. If the RSTB pin is open circuit (Without CRST), the initial time is equal to the default (30s). VDD enabe VCC 100μ μ RSTB CRST VEE Fig.4 RSTB application example • Power on initial : The PIR signal amplifier needs a warm up period after power-on, so during this time the input should be disabled. In AUTO mode within the first 10 seconds of power-on initial, the chip allows override control to enter the test mode. After 30 seconds of initial time it allows override control between ON and AUTO. The chip will remain in the warm up period if the total initial time was not elapsed after return to AUTO. Incase the ZC signal disappears for more than 3 seconds, it will restart the initial operation. However the restarted initial time is always 30 seconds and cannot be extended by adding CRST to the RSTB pin as shown in Fig 4. 6/10 2003-01-02 ㆒華半導體股份㈲限公司 PIR CONTROLLER MOSDESIGN SEMICONDUCTOR CORP. M7610A PIR CONTROLLER OP1O OP1 OP1N OP1P comparator VCP OP2O OP2 OP2N OP2P VCN Fig.5 PIR amplifier block diagram Regulator VEE • Mask Options : • 4,6 or 8 hours option to automatically return to AUTO from override ON. The default is 8 hours. • Option for effective override : 1 or 2 times OFF/ON operation of the power switch within 3 second. The default is 1times OFF/ON. • Option for output flash or not to indicate effective override operation. The default is to no flash. • Option for effective PIR trigger pulse width : > 24mS, > 32mS or >48mS. The default is 24ms. • Option for setting comparator window to be 1/16, 1/11.3 or 1/9 (VDD-VEE). The default is 1/16 (VDD-VEE). • PIR amplifier : Consult the diagram below for details of the PIR front end amplifier. In Fig.5 there are 2 op-amps with different applications. OP1 can be used independently as a first stage inverting or non-inverting amplifier for the PIR. As the output of OP2 is directly connected to the input of the comparator, therefore it is used as a second stage amplifying device. The non-inverting input of OP2 is connected to the comparator’s window center point and can be used to check this voltage and to provide a bias voltage that is equal to the center point voltage of the comparator. In Fig.5 the comparator can have 3 window levels, set by mask options, 1) 1/16 (VDD-VEE), 2) 1/11.3 (VDD-VEE), 3) 1/9 (VDD-VEE). If not specified the default window will be set to 1/16 (VDD-VEE). The preset voltage for VDD-VEE is 4V. The VCP and VCN default value is therefore 0.25V,. ( 4/16 V ) • Second stage amplifier : R2 1M R1 22K First singe output RW OP2O C2 0.022 RW OP2N VDD C1 22μ μ OP2 OP2P RW C3 ON/OFF Fig. 6 Typical second stage amplifier RW VEE 7/10 2003-01-02 ㆒華半導體股份㈲限公司 PIR CONTROLLER MOSDESIGN SEMICONDUCTOR CORP. M7610A PIR CONTROLLER VEE VEE C1 22μ μ R1 22K C11 22μ μ R2 1M R11 22K R12 510K VDD VDD C2 0.022 PIR S C12 0.047 R13 100K~180K D G VD OP1 OUT OP1 OUT OP1 OP1 PIR 56K D S VEE G Fig.8 High gain first stage Fig.7 Typical PIR amplifier R4 56K VEE C15 100μ μ Usually the second stage PIR amplifier is a simple capacitively coupled inverting amplifier with low pass configuration. In Fig.6 OP2P is directly connected to the comparator window center, and with the C3 filter can act as the bias for OP2. For this configuration AV=R2/ R1, low cutoff frequency FL=1/2πR1C1, high cutoff frequency Fh=1/2πR2C2.By changing the value of R2 the sensitivity can be varied. C1 and C3, must be low leakage types, to prevent the DC operating point from changing due to current leakage. • Fist Stage of PIR amplifier : Fig.7 shows a typical first stage amplifier. C2 and R2 form a simple low pass filter with cut off frequency of 7Hz. The low frequency response will be governed by R1 and C1 with cut-off frequency at 0.33Hz. AV=(R1+R2) Fig.7 and Fig.8 are similar but in Fig.8 the amplifier’s input signal is taken from the drain of the PIR. This has higher gain than Fig.7. Since OP1 is PMOS input VD must be greater than 1.2V for adequate operation. 8/10 2003-01-02 ㆒華半導體股份㈲限公司 PIR CONTROLLER MOSDESIGN SEMICONDUCTOR CORP. M7610A PIR CONTROLLER ㆒.Relay Application AC110V C=0.8~1μ μ/ 350V , R6=100Ω Ω/1W AC220V C=0.8~1μ μ/ 600V , R6=100Ω Ω/2W C R6 VDD1 1.5A/600V ON/OFF Override C13 AC VDD=5V 78L05 C5 C3 VDD1 C6 C9 12V/1W R14 1M M7610A C7 4002 1 VDD 16 VSS OP20 R16 RLYB OP2N OSCD OP2P OSCS OP10 ZC OP1N CDS OP1P R5 C8 VDD R1 945 R13 R9 VDD1 C10 D R7 4002 R8 S C2 R18 R12 1N4148 R15 CDS 945 ON R17 AUTO OFF C14 (Tantalum capacitor) VDD 22K 56K 22K 1M 22K 100/2W 2.2M 1M 680K 100K 1M 1M 1.5K 47K 1M 30K 9/10 R4 R3 C1 8 (鉭質電容 鉭質電容) 鉭質電容 R1 R2 R3 R4 R5 R6 R7 R8 R9 R12 R13 R14 R15 R16 R17 R18 RSTB MODE G C12 9 VEE C1 22μ/16V C2 0.022μ C3 100P C4 100μ/16V C5 1000μ/16V C6 0.01μ C7 22μ/16V C8 0.022μ C9 330μ/16V C10 10μ/16V C12 0.022μ C13 0.1μ/400~600V C14 4.7μ 2003-01-02 C4 R2 PIR SD622 ㆒華半導體股份㈲限公司 PIR CONTROLLER MOSDESIGN SEMICONDUCTOR CORP. M7610A PIR CONTROLLER ㆓. TRIAC Application AC110V C=0.68μ μ/350V AC220V C=0.68μ μ/400 ~ 600V R11 R12 C 4002 D5 VDD AC ON/OFF Override C12 4002 C8 12V C9 C10 R5 M7610B R4 C11 R7 R8 VDD 1 16 R9 C14 R6 OP2N OSCD OP2P OSCS OP10 ON RSTB MODE D S C5 C1 R2 9 VEE C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C14 100μ/16V 10μ/16V 0.022μ 22μ/16V 0.022μ 22μ/16V 0.022μ 100μ/16V 100P 3900P 0.1μ 100μ/16V 1000P * All specs and applications shown above subject to change without prior notice. (以㆖電路及規格僅供參考,本公司得逕行修正) 10/10 G C3 R3 C4 8 100K 22K 1M 22K 1M 2.2M 2.2M 330K 620K 270K 1M 100 10K VDD OP1P VDD R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 C7 OP1N CDS AUTO OFF C6 C2 ZC CDS OP20 TRIAC R10 R13 4002 GND 2003-01-02 R1 PIR SD622