CC1000 CC1000 Single Chip Very Low Power RF Transceiver Applications • Very low power UHF wireless data transmitters and receivers • 315 / 433 / 868 and 915 MHz ISM/SRD band systems • RKE – Two-way Remote Keyless Entry • • • • • Home automation Wireless alarm and security systems AMR – Automatic Meter Reading Low power telemetry Game Controllers and advanced toys Product Description CC1000 is a true single-chip UHF trans- CC1000 is based on Chipcon’s SmartRF® ceiver designed for very low power and very low voltage wireless applications. The circuit is mainly intended for the ISM (Industrial, Scientific and Medical) and SRD (Short Range Device) frequency bands at 315, 433, 868 and 915 MHz, but can easily be programmed for operation at other frequencies in the 300-1000 MHz range. technology in 0.35 µm CMOS. The main operating parameters of CC1000 can be programmed via a serial bus, thus making CC1000 a very flexible and easy to use transceiver. In a typical system CC1000 will be used together with a microcontroller and a few external passive components. Features • • • • • • • • • • True single chip UHF RF transceiver Very low current consumption Frequency range 300 – 1000 MHz Integrated bit synchroniser High sensitivity (typical -110 dBm at 2.4 kBaud) Programmable output power –20 to 10 dBm Small size (TSSOP-28 or UltraCSP™ package) Low supply voltage (2.1 V to 3.6 V) Very few external components required No external RF switch / IF filter required • • • • • • • • SWRS048A RSSI output Single port antenna connection FSK data rate up to 76.8 kBaud Complies with EN 300 220 and FCC CFR47 part 15 Programmable frequency in 250 Hz steps makes crystal temperature drift compensation possible without TCXO Suitable for frequency hopping protocols Development kit available Easy-to-use software for generating the CC1000 configuration data Page 1 of 55 CC1000 Table of Contents CC1000........................................................................................................................... 1 Single Chip Very Low Power RF Transceiver........................................................... 1 1. Absolute Maximum Ratings ................................................................................... 4 2. Operating Conditions ............................................................................................. 4 3. Electrical Specifications......................................................................................... 4 4. Pin Assignment....................................................................................................... 8 5. Circuit Description.................................................................................................. 9 6. Application Circuit ................................................................................................ 10 6.1 Input / output matching............................................................................................... 10 6.2 VCO inductor.............................................................................................................. 10 6.3 Additional filtering....................................................................................................... 10 6.4 Power supply decoupling ........................................................................................... 10 7. Configuration Overview ....................................................................................... 12 8. Configuration Software ........................................................................................ 12 9. 3-wire Serial Configuration Interface .................................................................. 13 Note: The set-up- and hold-times refer to 50% of VDD.......................................... 14 10. Microcontroller Interface.................................................................................... 15 10.1 Connecting the microcontroller ................................................................................ 15 11. Signal interface ................................................................................................... 16 11.1 Manchester encoding and decoding ........................................................................ 16 12. Bit synchroniser and data decision .................................................................. 19 13. Receiver sensitivity versus data rate and frequency separation.................... 22 14. Frequency programming.................................................................................... 23 15. Recommended RX settings for ISM frequencies ............................................. 24 16. VCO ...................................................................................................................... 25 17. VCO and PLL self-calibration............................................................................. 25 18. VCO and LNA current control ............................................................................ 28 19. Power management ............................................................................................ 28 SWRS048A Page 2 of 55 CC1000 20. Input / Output Matching...................................................................................... 31 21. Output power programming .............................................................................. 32 22. RSSI output ......................................................................................................... 33 23. IF output .............................................................................................................. 34 24. Crystal oscillator................................................................................................. 35 25. Optional LC Filter................................................................................................ 36 26. System Considerations and Guidelines............................................................ 37 26.1 SRD regulations ....................................................................................................... 37 26.2 Low cost systems ..................................................................................................... 37 26.3 Battery operated systems......................................................................................... 37 26.4 Crystal drift compensation........................................................................................ 37 26.5 High reliability systems............................................................................................. 37 26.6 Frequency hopping spread spectrum systems......................................................... 37 27. PCB Layout Recommendations......................................................................... 38 28. Antenna Considerations..................................................................................... 38 L = 7125 / f ................................................................................................................. 38 29. Configuration registers ...................................................................................... 39 30. Package Description (TSSOP-28) ...................................................................... 48 31. Package Description (UltraCSP™) .................................................................... 49 32. Plastic Tube Specification ................................................................................. 51 33. Waffle Pack Specification .................................................................................. 51 34. Carrier Tape and Reel Specification.................................................................. 51 35. Ordering Information .......................................................................................... 52 36. General Information............................................................................................ 52 36.1 Document Revision History ...................................................................................... 52 36.2 Product Status Definitions ........................................................................................ 52 37. Address Information........................................................................................... 54 38. TI Worldwide Technical Support ....................................................................... 54 39. Product Information Centers ............................................................................. 54 SWRS048A Page 3 of 55 CC1000 1. Absolute Maximum Ratings Parameter Min. Max. Units -0.3 -0.3 5.0 VDD+0.3, max 5.0 10 150 V V dBm °C 1 year 260 °C Room temperature and oxygen free cabinet IPC/JEDEC J-STD-020C 255 °C IPC/JEDEC J-STD-020C Supply voltage, VDD Voltage on any pin Input RF level Storage temperature range (TSSOP) Shelf life (UltraCSP™) -50 Reflow soldering temperature (TSSOP) Peak reflow soldering temperature (UltraCSP™) Under no circumstances the absolute maximum ratings given above should be violated. Stress exceeding one or more of Condition the limiting values may cause permanent damage to the device. Caution! ESD sensitive device. Precaution should be used when handling the device in order to prevent permanent damage. 2. Operating Conditions Parameter Min. Typ. Max. Unit Condition / Note Programmable in steps of 250 Hz RF Frequency Range 300 1000 MHz Operating ambient temperature range -40 85 °C Supply voltage 2.1 3.0 3.6 V Typ. Max. Unit Condition / Note 0.6 76.8 kBaud NRZ or Manchester encoding. 76.8 kBaud equals 76.8 kbit/s using NRZ coding. See page 16. 0 65 kHz Note: The same supply voltage should be used for digital (DVDD) and analogue (AVDD) power. 3. Electrical Specifications Tc = 25°C, VDD = 3.0 V if nothing else stated Parameter Min. Transmit Section Transmit data rate Binary FSK frequency separation The frequency separation is programmable in 250 Hz steps. 65 kHz is the maximum guaranteed separation at 1 MHz reference frequency. Larger separations can be achieved at higher reference frequencies. SWRS048A Page 4 of 55 CC1000 Parameter Output power 433 MHz 868 MHz Min. Typ. Max. Unit Condition / Note 10 5 dBm dBm Delivered to 50 Ω load. The output power is programmable. -20 -20 140 / 80 Ω Transmit mode. For matching details see “Input/ output matching” p.31. -20 dBc An external LC or SAW filter should be used to reduce harmonics emission to comply with SRD requirements. See p.36. Receiver Sensitivity, 433 MHz Optimum sensitivity (9.3 mA) Low current consumption (7.4 mA) -110 -109 dBm dBm 2.4 kBaud, Manchester coded data, 64 kHz frequency -3 separation, BER = 10 Receiver Sensitivity, 868 MHz Optimum sensitivity (11.8 mA) Low current consumption (9.6 mA) -107 -105 dBm dBm See Table 6 and Table 7 page 22 for typical sensitivity figures at other data rates. 30 kHz 12/13 dB RF output impedance 433/868 MHz Harmonics Receive Section System noise bandwidth Cascaded noise figure 433/868 MHz Saturation 10 2.4 kBaud, Manchester coded data dBm 2.4 kBaud, Manchester coded -3 data, BER = 10 Input IP3 -18 dBm From LNA to IF output Blocking 40 dBc At +/- 1 MHz LO leakage -57 dBm Input impedance Ω Ω Ω Ω 88-j26 70-j26 52-j7 52-j4 Turn on time 11 Receive mode, series equivalent at 315 MHz at 433 MHz at 868 MHz. At 915 MHz For matching details see “Input/ output matching” p. 31. 128 Baud The turn-on time is determined by the demodulator settling time, which is programmable. See p. 19 10.7 kHz MHz Internal IF filter External IF filter IF Section Intermediate frequency (IF) 150 IF bandwidth RSSI dynamic range 175 -105 kHz -50 dBm RSSI accuracy ±6 dB RSSI linearity ±2 dB SWRS048A See p.33 for details Page 5 of 55 CC1000 Parameter Min. Typ. Max. Unit Condition / Note 16 MHz Crystal frequency can be 3-4, 6-8 or 9-16 MHz. Recommended frequencies are 3.6864, 7.3728, 11.0592 and 14.7456. See page 35 for details. ppm 433 MHz 868 MHz The crystal frequency accuracy and drift (ageing and temperature dependency) will determine the frequency accuracy of the transmitted signal. Frequency Synthesiser Section Crystal Oscillator Frequency 3 ± 50 ± 25 Crystal frequency accuracy requirement Crystal operation Crystal load capacitance Parallel 12 12 12 C171 and C181 are loading capacitors, see page 35 22 16 16 30 30 16 pF pF pF 3-4 MHz, 22 pF recommended 6-8 MHz, 16 pF recommended 9-16 MHz, 16 pF recommended 3.6864 MHz, 16 pF load 7.3728 MHz, 16 pF load 16 MHz, 16 pF load Crystal oscillator start-up time 5 1.5 2 ms ms ms Output signal phase noise -85 dBc/Hz PLL lock time (RX / TX turn time) 200 µs Up to 1 MHz frequency step PLL turn-on time, crystal oscillator on in power down mode 250 µs Crystal oscillator running At 100 kHz offset from carrier Digital Inputs/Outputs Logic “0” input voltage 0 0.3*VDD V Logic ”1” input voltage 0.7*VDD VDD V Logic “0” output voltage 0 0.4 V Output current -2.5 mA, 3.0 V supply voltage Logic “1” output voltage 2.5 VDD V Output current 2.5 mA, 3.0 V supply voltage Logic “0” input current NA -1 µA Input signal equals GND Logic “1” input current NA 1 µA Input signal equals VDD DIO setup time 20 ns TX mode, minimum time DIO must be ready before the positive edge of DCLK DIO hold time 10 ns TX mode, minimum time DIO must be held after the positive edge of DCLK Serial interface (PCLK, PDATA and PALE) timing specification See Table 2 page 14 Current Consumption Power Down mode 0.2 SWRS048A 1 µA Oscillator core off Page 6 of 55 CC1000 Parameter Min. Typ. Max. Unit Current Consumption, receive mode 433/868 MHz 7.4/9.6 mA Current Consumption, average in receive mode using polling 433/868 MHz 74/96 µA P=0.01mW (-20 dBm) 5.3/8.6 mA P=0.3 mW (-5 dBm) 8.9/13.8 mA P=1 mW (0 dBm) 10.4/16.5 mA P=3 mW (5 dBm) 14.8/25.4 mA P=10 mW (10 dBm) 26.7/NA mA Current Consumption, crystal osc. 30 80 105 µA µA µA Current Consumption, crystal osc. And bias 860 µA Current Consumption, crystal osc., bias and synthesiser, RX/TX 4/5 5/6 mA mA Condition / Note Current is programmable and can be increased for improved sensitivity Polling controlled by microcontroller using 1:100 receive to power down ratio Current Consumption, transmit mode 433/868 MHz: SWRS048A The ouput power is delivered to a 50Ω load, see also p. 32 3-8 MHz, 16 pF load 9-14 MHz, 12 pF load 14-16 MHz, 16 pF load < 500 MHz > 500 MHz Page 7 of 55 CC1000 4. Pin Assignment Pin no. 1 2 3 4 5 6 7 8 9 10 11 12 UltraCSP pin no. G3 F2 G2 G1 F1 E2 E1 D1 C1 B1 A1 B2 13 14 15 16 17 18 19 20 21 22 23 Pin name Pin type AVDD AGND RF_IN RF_OUT AVDD AGND AGND AGND AVDD L1 L2 CHP_OUT (LOCK) Power (A) Ground (A) RF Input RF output Power (A) Ground (A) Ground (A) Ground (A) Power (A) Analog input Analog input Analog output C2 F3 A2 B3 A3 A4 B4 C3 C4 D4 E4 R_BIAS AGND AVDD AGND XOSC_Q2 XOSC_Q1 AGND DGND DVDD DGND DIO 24 25 26 F4 G4 D3 DCLK PCLK PDATA 27 28 D2 E3 PALE RSSI/IF Analog output Ground (A) Power (A) Ground (A) Analog output Analog input Ground (A) Ground (D) Power (D) Ground (D) Digital input/output Digital output Digital input Digital input/output Digital input Analog output Description Power supply (3 V) for analog modules (mixer and IF) Ground connection (0 V) for analog modules (mixer and IF) RF signal input from antenna RF signal output to antenna Power supply (3 V) for analog modules (LNA and PA) Ground connection (0 V) for analog modules (LNA and PA) Ground connection (0 V) for analog modules (PA) Ground connection (0 V) for analog modules (VCO and prescaler) Power supply (3 V) for analog modules (VCO and prescaler) Connection no 1 for external VCO tank inductor Connection no 2 for external VCO tank inductor Charge pump current output The pin can also be used as PLL Lock indicator. Output is high when PLL is in lock. Connection for external precision bias resistor (82 kΩ, ± 1%) Ground connection (0 V) for analog modules (backplane) Power supply (3 V) for analog modules (general) Ground connection (0 V) for analog modules (general) Crystal, pin 2 Crystal, pin 1, or external clock input Ground connection (0 V) for analog modules (guard) Ground connection (0 V) for digital modules (substrate) Power supply (3 V) for digital modules Ground connection (0 V) for digital modules Data input/output. Data input in transmit mode. Data output in receive mode Data clock for data in both receive and transmit mode Programming clock for 3-wire bus Programming data for 3-wire bus. Programming data input for write operation, programming data output for read operation Programming address latch enable for 3-wire bus. Internal pull-up. The pin can be used as RSSI or 10.7 MHz IF output to optional external IF and demodulator. If not used, the pin should be left open (not connected). A=Analog, D=Digital (Top View) AVDD AGND RF_IN RF_OUT AVDD AGND AGND AVDD L1 L2 CHP_OUT R_BIAS AGND 28 2 27 3 26 4 25 5 24 6 23 7 8 9 10 CC1000 AGND 1 22 21 20 19 11 18 12 17 13 16 14 15 SWRS048A RSSI/IF PALE PDATA PCLK DCLK DIO DGND DVDD DGND AGND XOSC_Q1 XOSC_Q2 AGND AVDD Page 8 of 55 CC1000 5. Circuit Description RSSI/IF MIXER RF_IN LNA DEMOD IF STAGE CONTROL DIO 3 DCLK PDATA, PCLK, PALE /N RF_OUT PA BIAS VCO ~ L1 L2 CHARGE PUMP LPF R_BIAS XOSC_Q2 PD /R OSC XOSC_Q1 CHP_OUT Figure 1. Simplified block diagram of the CC1000 A simplified block diagram of CC1000 is shown in Figure 1. Only signal pins are shown. In receive mode CC1000 is configured as a traditional superheterodyne receiver. The RF input signal is amplified by the lownoise amplifier (LNA) and converted down to the intermediate frequency (IF) by the mixer (MIXER). In the intermediate frequency stage (IF STAGE) this downconverted signal is amplified and filtered before being fed to the demodulator (DEMOD). As an option a RSSI signal, or the IF signal after the mixer is available at the RSSI/IF pin. After demodulation CC1000 outputs the digital demodulated data on the pin DIO. Synchronisation is done on-chip providing data clock at DCLK. In transmit mode the voltage controlled oscillator (VCO) output signal is fed directly to the power amplifier (PA). The RF output is frequency shift keyed (FSK) by the digital bit stream fed to the pin DIO. The internal T/R switch circuitry makes the antenna interface and matching very easy. The frequency synthesiser generates the local oscillator signal which is fed to the MIXER in receive mode and to the PA in transmit mode. The frequency synthesiser consists of a crystal oscillator (XOSC), phase detector (PD), charge pump (CHARGE PUMP), VCO, and frequency dividers (/R and /N). An external crystal must be connected to XOSC, and only an external inductor is required for the VCO. The 3-wire digital serial interface (CONTROL) is used for configuration. SWRS048A Page 9 of 55 CC1000 6. Application Circuit Very few external components are required for the operation of CC1000. A typical application circuit is shown in Figure 2. Component values are shown in Table 1. 6.1 Input / output matching C31/L32 is the input match for the receiver. L32 is also a DC choke for biasing. C41, L41 and C42 are used to match the transmitter to 50 Ω. An internal T/R switch circuit makes it possible to connect the input and output together and match the CC1000 to 50 Ω in both RX and TX mode. See “Input/output matching” p.31 for details. 6.2 VCO inductor The VCO is completely integrated except for the inductor L101. Component values for the matching network and VCO inductor are easily calculated using the SmartRF® Studio software. 6.3 Additional filtering Additional external components (e.g. RF LC or SAW-filter) may be used in order to improve the performance in specific applications. See also “Optional LC filter” p.36 for further information. 6.4 Power supply decoupling Power supply decoupling and filtering must be used (not shown in the application circuit). The placement and size of the decoupling capacitors and the power supply filtering are very important to achieve the optimum performance. Chipcon provides reference designs (CC1000PP and CC1000uCSP_EM) that should be followed very closely. Figure 2. Typical CC1000 application circuit (power supply decoupling not shown) SWRS048A Page 10 of 55 CC1000 CC1000 TSSOP package Item C31 C41 C42 C171 C181 L32 L41 L101 R131 XTAL 315 MHz 8.2 pF, 5%, C0G, 0603 2.2 pF, 5%, C0G, 0603 5.6 pF, 5%, C0G, 0603 18 pF, 5%, C0G, 0603 18 pF, 5%, C0G, 0603 39 nH, 10%, 0805 433 MHz 15 pF, 5%, C0G, 0603 8.2 pF, 5%, C0G, 0603 5.6 pF, 5%, C0G, 0603 18 pF, 5%, C0G, 0603 18 pF, 5%, C0G, 0603 68 nH, 10%, 0805 868 MHz 10 pF, 5%, C0G, 0603 Not used 4.7 pF, 5%, C0G, 0603 18 pF, 5%, C0G, 0603 18 pF, 5%, C0G, 0603 120 nH, 10%, 0805 915 MHz 10 pF, 5%, C0G, 0603 Not used 4.7 pF, 5%, C0G, 0603 18 pF, 5%, C0G, 0603 18 pF, 5%, C0G, 0603 120 nH, 10%, 0805 (Coilcraft 0805CS-390XKBC) (Coilcraft 0805CS-680XKBC) (Coilcraft 0805CS-121XKBC) (Coilcraft 0805CS-121XKBC) 20 nH, 10%, 0805 6.2 nH, 10%, 0805 2.5 nH, 10%, 0805 2.5 nH, 10%, 0805 (Coilcraft 0805HQ20NXKBC) (Coilcraft 0805HQ6N2XKBC) (Coilcraft 0805HQ2N5XKBC) (Coilcraft 0805HQ2N5XKBC) 56 nH, 5%, 0805 (Koa KL732ATE56NJ) 82 kΩ, 1%, 0603 14.7456 MHz crystal, 16 pF load 33 nH, 5%, 0805 (Koa KL732ATE33NJ) 82 kΩ, 1%, 0603 14.7456 MHz crystal, 16 pF load 4.7 nH, 5%, 0805 (Koa KL732ATE4N7C) 82 kΩ, 1%, 0603 14.7456 MHz crystal, 16 pF load 4.7 nH, 5%, 0805 (Koa KL732ATE4N7C) 82 kΩ, 1%, 0603 14.7456 MHz crystal, 16 pF load CC1000 UltraCSP™ package Item C31 C41 C42 C171 C181 L32 L41 L101 R131 XTAL 315 MHz 8.2 pF, 5%, C0G, 0402 Not used 4.7 pF, 5%, C0G, 0402 18 pF, 5%, C0G, 0402 18 pF, 5%, C0G, 0402 39 nH, 5%, 0402 433 MHz 15 pF, 5%, C0G, 0402 Not used 4.7 pF, 5%, C0G, 0402 18 pF, 5%, C0G, 0402 18 pF, 5%, C0G, 0402 68 nH, 5%, 0402 868 MHz 10 pF, 5%, C0G, 0402 Not used 6.8 pF, 5%, C0G, 0402 18 pF, 5%, C0G, 0402 18 pF, 5%, C0G, 0402 120 nH, 5%, 0402 915 MHz 10 pF, 5%, C0G, 0402 Not used 6.8 pF, 5%, C0G, 0402 18 pF, 5%, C0G, 0402 18 pF, 5%, C0G, 0402 120 nH, 5%, 0402 (Ceramic multilayer) (Ceramic multilayer) (Ceramic multilayer) (Ceramic multilayer) 22 nH, 5%, 0402 15 nH, 5%, 0402 2.7 nH, 5%, 0402 2.7 nH, 5%, 0402 (Ceramic multilayer) (Ceramic multilayer) (Ceramic multilayer) (Ceramic multilayer) 56 nH, 5%, 0402 (Thin film inductor) 82 kΩ, 1%, 0402 14.7456 MHz crystal, 16 pF load 33 nH, 5%, 0402 (Thin film inductor) 82 kΩ, 1%, 0402 14.7456 MHz crystal, 16 pF load 7.5 nH, 5%, 0402 (Thin film inductor) 82 kΩ, 1%, 0402 14.7456 MHz crystal, 16 pF load 7.5 nH, 5%, 0402 (Thin film inductor) 82 kΩ, 1%, 0402 14.7456 MHz crystal, 16 pF load Note: Items shaded are different for different frequencies Table 1. Bill of materials for the application circuit Note that the component values for 868/915 MHz can be the same. However, it is important the layout is optimised for the selected VCO inductor in order to centre the tuning range around the operating frequency to account for inductor tolerance. The VCO inductor must be placed very close and symmetrical with respect to the pins (L1 and L2). Chipcon provide reference layouts that should be followed very closely in order to achieve the best performance. The reference design can be downloaded from the Chipcon website. SWRS048A Page 11 of 55 CC1000 7. Configuration Overview CC1000 can be configured to achieve the best performance for different applications. Through the programmable configuration registers the following key parameters can be programmed: • Receive / transmit mode • RF output power • Frequency synthesiser key parameters: RF output frequency, FSK • • • • • frequency separation (deviation), crystal oscillator reference frequency Power-down / power-up mode Crystal oscillator power-up / power down Data rate and data format (NRZ, Manchester coded or UART interface) Synthesiser lock indicator mode Optional RSSI or external IF 8. Configuration Software Chipcon provides users of CC1000 with a software program, SmartRF® Studio (Windows interface) that generates all necessary CC1000 configuration data based on the user’s selections of various parameters. These hexadecimal numbers will then be the necessary input to the microcontroller for the configuration of CC1000. In addition the program will provide the user with the component values needed for the input/output matching circuit and the VCO inductor. Figure 3 shows the user interface of the CC1000 configuration software. Figure 3. SmartRF® Studio user interface SWRS048A Page 12 of 55 CC1000 9. 3-wire Serial Configuration Interface CC1000 is configured via a simple 3-wire The timing for the programming is also shown in Figure 4 with reference to Table 2. The clocking of the data on PDATA is done on the negative edge of PCLK. When the last bit, D0, of the 8 data-bits has been loaded, the data word is loaded in the internal configuration register. interface (PDATA, PCLK and PALE). There are 28 8-bit configuration registers, each addressed by a 7-bit address. A Read/Write bit initiates a read or write operation. A full configuration of CC1000 requires sending 22 data frames of 16 bits each (7 address bits, R/W bit and 8 data bits). The time needed for a full configuration depend on the PCLK frequency. With a PCLK frequency of 10 MHz the full configuration is done in less than 46 µs. Setting the device in power down mode requires sending one frame only and will in this case take less than 2 µs. All registers are also readable. The configuration data is stored in internal RAM. The data is retained during powerdown mode, but not when the powersupply is turned off. The registers can be programmed in any order. The configuration registers can also be read by the microcontroller via the same configuration interface. The seven address bits are sent first, then the R/W bit set low to initiate the data read-back. CC1000 then returns the data from the addressed register. PDATA is in this case used as an output and must be tri-stated (or set high n the case of an open collector pin) by the microcontroller during the data read-back (D7:0). The read operation is illustrated in Figure 5. In each write-cycle 16 bits are sent on the PDATA-line. The seven most significant bits of each data frame (A6:0) are the address-bits. A6 is the MSB (Most Significant Bit) of the address and is sent as the first bit. The next bit is the R/W bit (high for write, low for read). During address and R/W bit transfer the PALE (Program Address Latch Enable) must be kept low. The 8 data-bits are then transferred (D7:0). See Figure 4. TSA THA TCH,min TCL,min TSA THD TSD PCLK Address PDATA 6 5 4 Write mode 3 2 1 0 W Data byte 7 6 5 4 3 2 1 0 PALE Figure 4. Configuration registers write operation SWRS048A Page 13 of 55 CC1000 PCLK Address PDATA 6 5 4 3 Read mode 2 1 0 R Data byte 7 6 5 4 3 2 1 0 PALE Figure 5. Configuration registers read operation Parameter Symbol Min Max Units Conditions PCLK, clock frequency FCLOCK - 10 MHz PCLK low pulse duration TCL,min 50 ns The minimum time PCLK must be low. PCLK high pulse duration TCH,min 50 ns The minimum time PCLK must be high. PALE setup time TSA 10 - ns The minimum time PALE must be low before negative edge of PCLK. PALE hold time THA 10 - ns The minimum time PALE must be held low after the positive edge of PCLK. PDATA setup time TSD 10 - ns The minimum time data on PDATA must be ready before the negative edge of PCLK. PDATA hold time THD 10 - ns The minimum time data must be held at PDATA, after the negative edge of PCLK. Rise time Trise 100 ns The maximum rise time for PCLK and PALE Fall time Tfall 100 ns The maximum fall time for PCLK and PALE Note: The set-up- and hold-times refer to 50% of VDD. Table 2. Serial interface, timing specification SWRS048A Page 14 of 55 CC1000 10. Microcontroller Interface Used in a typical system, CC1000 will interface to a microcontroller. This microcontroller must be able to: • • Program CC1000 into different modes via the 3-wire serial configuration interface (PDATA, PCLK and PALE). Interface to the bi-directional synchronous data signal interface (DIO and DCLK). 10.1 Connecting the microcontroller The microcontroller uses 3 output pins for the configuration interface (PDATA, PCLK and PALE). PDATA should be a bidirectional pin for data read-back. A bidirectional pin is used for data (DIO) to be transmitted and data received. DCLK providing the data timing should be connected to a microcontroller input. Optionally another pin can be used to monitor the LOCK signal (available at the CHP_OUT pin). This signal is logic level high when the PLL is in lock. See Figure 6. • • • Optionally the microcontroller can do data encoding / decoding. Optionally the microcontroller can monitor the frequency lock status from pin CHP_OUT (LOCK). Optionally the microcontroller can monitor the RSSI output for signal strength acquisition. The microcontroller pins connected to PDATA and PCLK can be used for other purposes when the configuration interface is not used. PDATA and PCLK are high impedance inputs as long as PALE is high. PALE has an internal pull-up resistor and should be left open (tri-stated by the microcontroller) or set to a high level during power down mode in order to prevent a trickle current flowing in the pullup. The pin state in power down mode is summarized in Table 3. Also the RSSI signal can be connected to the microcontroller if it has an analogue ADC input. Pin PDATA PCLK PALE DIO DCLK Pin state Input Input Input with internal pullup resistor Input High-impedance output Note Should be driven high or low Should be driven high or low Should be driven high or high-impedance to minimize power consumption Should be driven high or low Table 3. CC1000 pins in power-down mode CC1000 PDATA PCLK PALE Microcontroller DIO DCLK CHP_OUT (LOCK) (Optional) (Optional) RSSI/IF ADC Figure 6. Microcontroller interface SWRS048A Page 15 of 55 CC1000 11. Signal interface The signal interface consists of DIO and DCLK and is used for the data to be transmitted and data received. DIO is the bi-directional data line and DCLK provides a synchronous clock both during data transmission and data reception. is presented at DIO. The data should be clocked into the interfacing circuit at the rising edge of DCLK. See Figure 8. The CC1000 can be used with NRZ (NonReturn-to-Zero) data or Manchester (also known as bi-phase-level) encoded data. CC1000 can also synchronise the data from the demodulator and provide the data clock at DCLK. CC1000 can be configured for three different data formats: Synchronous NRZ mode. In transmit mode CC1000 provides the data clock at DCLK, and DIO is used as data input. Data is clocked into CC1000 at the rising edge of DCLK. The data is modulated at RF without encoding. CC1000 can be configured for the data rates 0.6, 1.2, 2.4, 4.8, 9.6, 19.2, 38.4 or 76.8 kbit/s. For 38.4 and 76.8 kbit/s a crystal frequency of 14.7456 MHz must be used. In receive mode CC1000 does the synchronisation and provides received data clock at DCLK and data at DIO. The data should be clocked into the interfacing circuit at the rising edge of DCLK. See Figure 7. Transparent Asynchronous UART mode. In transmit mode DIO is used as data input. The data is modulated at RF without synchronisation or encoding. In receive mode the raw data signal from the demodulator is sent to the output. No synchronisation or decoding of the signal is done in CC1000 and should be done by the interfacing circuit. The DCLK pin is used as data output in this mode. Data rates in the range from 0.6 to 76.8 kBaud can be used. For 38.4 and 76.8 kBaud a crystal frequency of 14.7456 MHz must be used. See Figure 9. 11.1 Manchester encoding and decoding In the Synchronous Manchester encoded mode CC1000 uses Manchester coding when modulating the data. The CC1000 also performs the data decoding and synchronisation. The Manchester code is based on transitions; a “0” is encoded as a low-to-high transition, a “1” is encoded as a high-to-low transition. See Figure 10. Synchronous Manchester encoded mode. In transmit mode CC1000 provides the data clock at DCLK, and DIO is used as data input. Data is clocked into CC1000 at the rising edge of DCLK and should be in NRZ format. The data is modulated at RF with Manchester code. The encoding is done by CC1000. In this mode CC1000 can be configured for the data rates 0.3, 0.6, 1.2, 2.4, 4.8, 9.6, 19.2 or 38.4 kbit/s. The 38.4 kbit/s rate corresponds to the maximum 76.8 kBaud due to the Manchester encoding. For 38.4 and 76.8 kBaud a crystal frequency of 14.7456 MHz must be used. In receive mode CC1000 does the synchronisation and provides received data clock at DCLK and data at DIO. CC1000 does the decoding and NRZ data The CC1000 can detect a Manchester decoding violation and will set a Manchester Violation Flag when such a violation is detected in the incoming signal. The threshold limit for the Manchester Violation can be set in the MODEM1 register. The Manchester Violation Flag can be monitored at the CHP_OUT (LOCK) pin, configured in the LOCK register. The Manchester code ensures that the signal has a constant DC component, which is necessary in some FSK demodulators. Using this mode also ensures compatibility with CC400/CC900 designs. SWRS048A Page 16 of 55 CC1000 Transmitter side: DIO Data provided by microcontroller DCLK Clock provided by CC1000 “RF” FSK modulating signal (NRZ), internal in CC1000 Receiver side: “RF” Demodulated signal (NRZ), internal in CC1000 DCLK Clock provided by CC1000 DIO Data provided by CC1000 Figure 7. Synchronous NRZ mode Transmitter side: DIO Data provided by microcontroller (NRZ) DCLK Clock provided by CC1000 “RF” FSK modulating signal (Manchester encoded), internal in CC1000 Receiver side: “RF” Demodulated signal (Manchester encoded), internal in CC1000 DCLK Clock provided by CC1000 DIO Data provided by CC1000 (NRZ) Figure 8. Synchronous Manchester encoded mode SWRS048A Page 17 of 55 CC1000 Transmitter side: DIO Data provided by UART (TXD) DCLK DCLK is not used in transmit mode. Used as data output in receive mode. “RF” FSK modulating signal, internal in CC1000 Receiver side: “RF” Demodulated signal, internal in CC1000 DIO DIO is not used in receive mode. Used only as data input in transmit mode. DCLK Data output provided by CC1000. Connect to UART (RXD). Figure 9. Transparent Asynchronous UART mode 10110001101 TX data Time Figure 10. Manchester encoding SWRS048A Page 18 of 55 CC1000 12. Bit synchroniser and data decision Average filter Sampler Frequency detector Data filter Decimator Data slicer comparator Figure 11. Demodulator block diagram A block diagram of the digital demodulator is shown in Figure 11. The IF signal is sampled and its instantaneous frequency is detected. The result is decimated and filtered. In the data slicer the data filter output is compared to the average filter output to generate the data output. The averaging filter is used to find the average value of the incoming data. While the averaging filter is running and acquiring samples, it is important that the number of high and low bits received is equal (e.g. Manchester code or a balanced preamble). Therefore all modes, also synchronous NRZ mode, need a DC balanced preamble for the internal data slicer to acquire correct comparison level from the averaging filter. The suggested preamble is a ‘010101…’ bit pattern. The same bit pattern should also be used in Manchester mode, giving a ‘011001100110…chip pattern. This is necessary for the bit synchronizer to synchronize correctly. The averaging filter must be locked before any NRZ data can be received. If the averaging filter is locked (MODEM1.LOCK_AVG_MODE=’1’), the acquired value will be kept also after Power Down or Transmit mode. After a modem reset (MODEM1.MODEM_RESET_N), or a main reset (using any of the standard reset sources), the averaging filter is reset. In a polled receiver system the automatic locking can be used. This is illustrated in Figure 12. If the receiver is operated continuously and searching for a preamble, the averaging filter should be locked manually as soon as the preamble is detected. This is shown in Figure 13. If the data is Manchester coded there is no need to lock the averaging filter (MODEM1.LOCK_AVG_IN=’0’), as shown in Figure 14. The minimum length of the preamble depends on the acquisition mode selected and the settling time. Table 4 gives the minimum recommended number of chips for the preamble in NRZ and UART modes. In this context ‘chips’ refer to the data coding. Using Manchester coding every bit consists of two ‘chips’. For Manchester mode the minimum recommended number of chips is shown in Table 5. SWRS048A Page 19 of 55 CC1000 Settling NRZ mode MODEM1. SETTLING (1:0) 00 01 10 11 Manual Lock UART mode MODEM1.LOCK_ AVG_MODE=’1’ MODEM1.LOCK_ AVG_IN=’0’=→’1’** NRZ mode MODEM1.LOCK_ AVG_MODE=’1’ MODEM1.LOCK_ AVG_IN=’0’=→’1’** 14 25 46 89 Automatic Lock UART mode MODEM1.LOCK_ AVG_MODE=’0’ MODEM1.LOCK_ AVG_IN=’X’*** 11 22 43 86 16 32 64 128 MODEM1.LOCK_ AVG_MODE=’0’ MODEM1.LOCK_ AVG_IN=’X’*** 16 32 64 128 Notes: ** The averaging filter is locked when MODEM1.LOCK_AVG_IN is set to 1 *** X = Do not care. The timer for the automatic lock is started when RX mode is set in the RFMAIN register Also please note that in addition to the number of bits required to lock the filter, you need to add the number of bits needed for the preamble detector. See the next section for more information. Table 4. Minimum preamble bits for locking the averaging filter, NRZ and UART mode Settling Free-running Manchester mode MODEM1. SETTLING (1:0) MODEM1.LOCK_ AVG_MODE=’1’ MODEM1.LOCK_ AVG_IN=’0’ 00 01 10 11 23 34 55 98 Table 5. Minimum number preamble chips for averaging filter, Manchester mode SWRS048A Page 20 of 55 CC1000 Data package to be received Noise RX Preamble PD NRZ data Noise RX Averaging filter locked Averaging filter free-running / not used Automatically locked after a short period depending on “SETTLING” Figure 12. Automatic locking of the averaging filter Data package to be received Noise PD Preamble NRZ data Noise RX Averaging filter locked Averaging filter free-running Manually locked after preamble is detected Figure 13. Manual locking of the averaging filter Data package to be received Noise PD Preamble Manchester encoded data Noise RX Averaging filter always free-running Figure 14. Free-running averaging filter SWRS048A Page 21 of 55 CC1000 13. Receiver sensitivity versus data rate and frequency separation The receiver sensitivity depends on the data rate, the data format, FSK frequency separation and the RF frequency. Typical figures for the receiver sensitivity (BER = 10-3) are shown in Table 6 for 64 kHz frequency separations and Table 7 for 20 kHz separations. Optimised sensitivity Data rate [kBaud] 0.6 1.2 2.4 4.8 9.6 19.2 38.4 76.8 Separation [kHz] 64 64 64 64 64 64 64 64 Average current consumption NRZ mode -113 -111 -109 -107 -105 -103 -102 -100 433 MHz Manchester mode -114 -112 -110 -108 -106 -104 -103 -101 configurations are used. For best performance the frequency separation should be as high as possible especially at high data rates. Table 8 shows the sensitivity for low current settings. See page 28 for how to program different current consumption. UART mode -113 -111 -109 -107 -105 -103 -102 -100 NRZ mode -110 -108 -106 -104 -102 -100 -98 -97 9.3 mA 868 MHz Manchester mode -111 -109 -107 -105 -103 -101 -99 -98 UART mode -110 -108 -106 -104 -102 -100 -98 -97 11.8 mA Table 6. Receiver sensitivity as a function of data rate at 433 and 868 MHz, BER = 10-3, frequency separation 64 kHz, normal current settings Data rate [kBaud] 0.6 1.2 2.4 4.8 9.6 19.2 38.4 76.8 Separation [kHz] 20 20 20 20 20 20 20 20 Average current consumption NRZ mode -109 -108 -106 -104 -103 -102 -98 -94 433 MHz Manchester mode -111 -110 -108 -106 -104 -103 -100 -98 UART mode -109 -108 -106 -104 -103 -102 -98 -94 NRZ mode -106 -104 -103 -101 -100 -99 -98 -94 9.3 mA 868 MHz Manchester mode -108 -106 -105 -103 -101 -100 -99 -96 UART mode -106 -104 -103 -101 -100 -99 -98 -94 11.8 mA Table 7. Receiver sensitivity as a function of data rate at 433 and 868 MHz, BER = 10-3, frequency separation 20 kHz, normal current settings Data rate [kBaud] 0.6 1.2 2.4 4.8 9.6 19.2 38.4 76.8 Separation [kHz] 64 64 64 64 64 64 64 64 Average current consumption NRZ mode -111 -110 -108 -106 -104 -102 -101 -99 433 MHz Manchester mode -113 -111 -109 -107 -105 -103 -102 -100 UART mode -111 -110 -108 -106 -104 -102 -101 -99 7.4 mA NRZ mode -107 -106 -104 -102 -100 -98 -96 -95 868 MHz Manchester mode -109 -107 -105 -103 -101 -99 -97 -96 UART mode -107 -106 -104 -102 -100 -98 -96 -95 9.6 mA Table 8. Receiver sensitivity as a function of data rate at 433 and 868 MHz, BER = 10-3, frequency separation 64 kHz , low current settings SWRS048A Page 22 of 55 CC1000 14. Frequency programming RX mode: fRF (Receive frequency) fLO (low-side) fLO (high-side) fIF fvco fIF TX mode: f0 (Lower FSK frequency) f1 (Upper FSK frequency) fRF (Center frequency) fvco fsep Figure 15. Relation between fvco, fif, and LO frequency The frequency synthesiser (PLL) is controlled by the frequency word in the configuration registers. There are two frequency words, A and B, which can be programmed to two different frequencies. One of the frequency words can be used for RX (local oscillator frequency) and the other for TX (transmitting frequency, f0). This makes it possible to switch very fast between RX mode and TX mode. They can also be used for RX (or TX) on two different channels. The MAIN.F_REG control bit performs selection of frequency word A or B. The frequency word, FREQ, is 24 bits (3 bytes) located in FREQ_2A:FREQ_1A:FREQ_0A and FREQ_2B:FREQ_1B:FREQ_0B for the A and B word, respectively. The frequency calculated from: f VCO = f ref ⋅ word FREQ can number between 2 and 14 that should be chosen such that: 1.0 MHz ≤ fref ≤ 2.46 MHz Thus, the reference frequency fref is: f ref = f xosc REFDIV fVCO is the Local Oscillator (LO) frequency in receive mode, and the f0 frequency in transmit mode (lower FSK frequency). The LO frequency must be fRF – fIF or fRF + fIF giving low-side or high side LO injection respectively. Note that the data on DIO will be inverted if high-side LO is used. The upper FSK transmit frequency is given by: be f1 = f0 + fsep , where the frequency separation fsep is set by the 11 bit separation word (FSEP1:FSEP0): FREQ + FSEP ⋅ TXDATA + 8192 , 16384 where TXDATA is 0 or 1 in transmit mode depending on the data bit to be transmitted on DIO. In receive mode TXDATA is always 0. The reference frequency fref is the crystal oscillator clock divided by PLL.REFDIV, a f sep = f ref ⋅ FSEP 16384 Clearing PLL.ALARM_DISABLE will enable generation of the frequency alarm bits PLL.ALARM_H and PLL.ALARM_L. These bits indicate that the frequency SWRS048A Page 23 of 55 CC1000 synthesis PLL is near the limit of generate the frequency requested, and the PLL should be recalibrated. It is recommended that the LOCK_CONTINOUS bit in the LOCK register is checked when changing frequencies and when changing between RX and TX mode. If lock is not achieved, a calibration should be performed. 15. Recommended RX settings for ISM frequencies Shown in Table 9 are the recommended RX frequency synthesiser settings for a few operating frequencies in the popular ISM bands. These settings ensure optimum configuration of the synthesiser in receive mode for best sensitivity. For some settings of the synthesiser (combinations of RF frequencies and reference frequency), the receiver sensitivity is degraded. The FSK frequency separation is set to 64 kHz. The SmartRF® Studio can be used to generate optimised configuration data as well. Also an application note (AN011) and a spreadsheet are available from Chipcon generating configuration data for any frequency giving optimum sensitivity. ISM Frequency [MHz] Actual frequency [MHz] 315 315.037200 433.3 433.302000 433.9 433.916400 434.5 434.530800 868.3 868.297200 868.95 868.918800 869.525 869.526000 869.85 869.840400 915 914.998800 Crystal frequency [MHz] 3.6864 7.3728 11.0592 14.7456 3.6864 7.3728 11.0592 14.7456 3.6864 7.3728 11.0592 14.7456 3.6864 7.3728 11.0592 14.7456 3.6864 7.3728 11.0592 14.7456 3.6864 7.3728 11.0592 14.7456 3.6864 7.3728 11.0592 14.7456 3.6864 7.3728 11.0592 14.7456 3.6864 7.3728 11.0592 14.7456 Low-side / high- side LO* Reference divider Frequency word RX mode Frequency word RX mode REFDIV (decimal) FREQ (decimal) FREQ (hex) 3 6 9 12 3 6 9 12 3 6 9 12 3 6 9 12 2 4 6 8 2 4 6 4194304 4194304 4194304 4194304 5775168 5775168 5775168 5775168 5775360 5775360 5775360 5775360 5783552 5783552 5783552 5783552 7708672 7708672 7708672 7708672 7716864 7716864 7716864 7716864 11583488 11583488 11583488 11583488 7725056 7725056 7725056 7725056 8126464 8126464 8126464 8126464 400000 400000 400000 400000 580000 580000 580000 580000 582000 582000 582000 582000 584000 584000 584000 584000 75A000 75A000 75A000 75A000 75C000 75C000 75C000 75C000 B0C000 B0C000 B0C000 B0C000 75E000 75E000 75E000 75E000 7C0000 7C0000 7C0000 7C0000 High-side Low-side Low-side Low-side Low-side High-side Low-side High-side High-side 3 6 9 12 2 4 6 8 2 4 6 8 *Note: When using high-side LO injection the data at DIO will be inverted. Table 9. Recommended settings for ISM frequencies SWRS048A Page 24 of 55 CC1000 16. VCO Only one external inductor (L101) is required for the VCO. The inductor will determine the operating frequency range of the circuit. It is important to place the inductor as close to the pins as possible in order to reduce stray inductance. It is recommended to use a high Q, low tolerance inductor for best performance. Typical tuning range for the integrated varactor is 20-25%. Component values for various frequencies are given in Table 1. Component values for other frequencies can be found using the SmartRF® Studio software. 17. VCO and PLL self-calibration To compensate for supply voltage, temperature and process variations the VCO and PLL must be calibrated. The calibration is done automatically and sets maximum VCO tuning range and optimum charge pump current for PLL stability. After setting up the device at the operating frequency, the self-calibration can be initiated by setting the CAL_START bit. The calibration result is stored internally in the chip, and is valid as long as power is not turned off. If large supply voltage variations (more than 0.5 V) or temperature variations (more than 40 degrees) occur after calibration, a new calibration should be performed. There are separate calibration values for the two frequency registers. If the two frequencies, A and B, differ more than 1 MHz, or different VCO currents are used (VCO_CURRENT[3:0] in the CURRENT register) the calibration should be done separately. When using a 10.7 MHz external IF the LO is 10.7 MHz below/above the transmit frequency, hence separate calibration must be done. The CAL_DUAL bit in the CAL register controls dual or separate calibration. The self-calibration is controlled through the CAL register (see configuration registers description p. 39). The CAL_COMPLETE bit indicates complete calibration. The user can poll this bit, or simply wait for 34 ms (calibration wait time when CAL_WAIT = 1). The wait time is proportional to the internal PLL reference frequency. The lowest permitted reference frequency (1 MHz) gives 34 ms wait time, which is therefore the worst case. In Figure 17 the dual calibration algorithm is shown for two RX frequencies. It could also be used for two TX frequencies, or even for one RX and one TX frequency if the same VCO current is used. Reference frequency [MHz] 2.4 2.0 1.5 1.0 Calibration time [ms] 14 17 23 34 The CAL_COMPLETE bit can also be monitored at the CHP_OUT (LOCK) pin (configured by LOCK_SELECT[3:0]) and used as an interrupt input to the microcontroller. The CAL_START bit must be set to 0 by the microcontroller after the calibration is done. The single calibration algorithm, using separate calibration for RX and TX frequency, is illustrated in Figure 16. In multi-channel and frequency hopping applications the PLL calibration values may be read and stored for later use. By reading back calibration values and frequency change can be done without doing a re-calibration which could take up to 34 ms. The calibration value is stored in the TEST0 and TEST2 registers after a calibration is completed. Note that when using single calibration, calibration values are stored separately for frequency registers A and B. This means that the TEST0 and TEST2 registers will contain calibration settings for the currently selected frequency register (selected by F_REG in the MAIN register). The calibration value can later be written into TEST5 and TEST 6 to bypass the calibration. Note that you must set VCO_OVERRIDE=1 in TEST5 and CHP_OVERRIDE=1 in the TEST6 register. SWRS048A Page 25 of 55 CC1000 Start single calibration Write FREQ_A, FREQ_B If DR>=9.6kBd then write TEST4: L2KIO=3Fh Write CAL: CAL_DUAL = 0 Write MAIN: RXTX = 0; F_REG = 0 RX_PD = 0; TX_PD = 1; FS_PD = 0 CORE_PD = 0; BIAS_PD = 0; RESET_N=1 Write CURRENT = RX current Write PLL = RX pll Write CAL: CAL_START=1 Wait for maximum 34 ms, or Read CAL and wait until CAL_COMPLETE=1 Frequency register A is used for RX mode, register B for TX RX frequency register A is calibrated first Update CURRENT and PLL for RX mode Calibration is performed in RX mode, Result is stored in TEST0 and TEST2, RX register Calibration time depend on the reference frequency, see text. Write CAL: CAL_START=0 Write MAIN: RXTX = 1; F_REG = 1 RX_PD = 1; TX_PD = 0; FS_PD = 0 CORE_PD = 0; BIAS_PD = 0; RESET_N=1 Write CURRENT = TX current Write PLL = TX pll Write PA_POW = 00h Write CAL: CAL_START=1 TX frequency register B is calibrated second Update CURRENT and PLL for TX mode PA is turned off to prevent spurious emission Calibration is performed in TX mode, Result is stored in TEST0 and TEST2, TX registers Wait for 34 ms, or Read CAL and wait until CAL_COMPLETE=1 Write CAL: CAL_START=0 End of calibration Figure 16. Single calibration algorithm for RX and TX SWRS048A Page 26 of 55 CC1000 Start dual calibration Write FREQ_A, FREQ_B If DR>=38kBd then write TEST4: L2KIO=3Fh Write CAL: CAL_DUAL = 1 Write MAIN: RXTX = 0; F_REG = 0 RX_PD = 0; TX_PD = 1; FS_PD = 0 CORE_PD = 0; BIAS_PD = 0; RESET_N=1 Write CURRENT= RX current Write PLL= RX pll Write CAL: CAL_START=1 Wait for maximum 34 ms, or Read CAL and wait until CAL_COMPLETE=1 Frequency registers A and B are both used for RX mode Either frequency register A or B is selected Update CURRENT and PLL for RX mode Dual calibration is performed. Result is stored in TEST0 and TEST2, for both frequency A and B registers Calibration time depend on the reference frequency, see text. Write CAL: CAL_START=0 End of calibration Figure 17. Dual calibration algorithm for RX mode SWRS048A Page 27 of 55 CC1000 18. VCO and LNA current control The VCO current is programmable and should be set according to operating frequency RX/TX mode and output power. Recommended settings for the VCO_CURRENT bits in the CURRENT register are shown in the tables on page 41. RF frequency [MHz] Current consumption [mA] The bias current for the LNA, and the LO and PA buffers are also programmable. Table 10 shows the current consumption and receiver sensitivity for different settings (2.4 kBaud Manchester encoded data). Sensitivity [dBm] CURRENT register FRONT_END register VCO_ LO_DRIVE PA_DRIVE BUF_CUR LNA_CUR CURRENT [1:0] [1:0] RENT RENT[1:0] [3:0] 433 9.3 -110 0100 01 00 0 10 433 7.4 -109 0100 00 00 0 00 868 11.8 -107 1000 11 00 1 10 868 9.6 -105 1000 10 00 0 00 -3 Note: Current consumption and sensitivity are typical figures at 2.4 kBaud Manchester encoded data, BER 10 Table 10. Receiver sensitivity as function of current consumption 19. Power management CC1000 offers great flexibility for power management in order to meet strict power consumption requirements in battery operated applications. Power Down mode is controlled through the MAIN register. There are separate bits to control the RX part, the TX part, the frequency synthesiser and the crystal oscillator (see page 39). This individual control can be used to optimise for lowest possible current consumption in a certain application. A typical power-on and initialising sequence for minimum power consumption is shown in Figure 18 and Figure 19. PALE should be tri-stated or set to a high level during power down mode in order to prevent a trickle current from flowing in the internal pull-up resistor. PA_POW should be set to 00h before power down mode to ensure lowest possible leakage current. SWRS048A Page 28 of 55 CC1000 Power Off Power turned on Initialise and reset CC1000 MAIN: RXTX = 0 F_REG = 0 RX_PD = 1 TX_PD = 1 FS_PD = 1 CORE_PD = 0 BIAS_PD = 1 RESET_N = 0 MAIN: RESET_N = 1 Wait 2 ms* Program all registers except MAIN Calibrate VCO and PLL Reset and turning on the crystal oscillator core *Time to wait depends on the crystal frequency and the load capacitance Frequency register A is used for RX mode, register B for TX Calibration is performed according to single calibration algorithm for both RX and TX mode MAIN: RX_PD = 1, TX_PD = 1, FS_PD = 1, CORE_PD = 1, BIAS_PD = 1 PA_POW = 00h Power Down Figure 18. Initializing sequence SWRS048A Page 29 of 55 CC1000 Power Down Turn on crystal oscillator core MAIN: CORE_PD = 0 Wait 2 ms* *Time to wait depends on the crystal frequency and the load capacitance Turn on bias generator BIAS_PD = 0 Wait 200 µs RX Turn on RX: MAIN: RXTX = 0, F_REG = 0 RX_PD = 0, FS_PD = 0 CURRENT = ‘RX current’ PLL = ’RX pll’ Wait 250 µs RX mode RX or TX? TX Turn on TX: PA_POW = 00h MAIN: RXTX = 1, F_REG = 1 TX_PD = 0, FS_PD = 0 CURRENT = ‘TX current’ PLL = ’RX pll’ Wait 250 µs PA_POW = ‘Output power’ Wait 20 µs Turn off RX: MAIN: RX_PD = 1, FS_PD = 1, CORE_PD=1, BIAS_PD=1 Power Down TX mode Turn off TX: MAIN: TX_PD = 1, FS_PD = 1, CORE_PD=1, BIAS_PD=1 PA_POW = 00h Power Down Figure 19. Sequence for activating RX or TX mode SWRS048A Page 30 of 55 CC1000 20. Input / Output Matching A few passive external components combined with the internal T/R switch circuitry ensures match in both RX and TX mode. The matching network is shown in Figure 20. Component values for various frequencies are given in Table 1. Component values for other frequencies can be found using the configuration software. C31 RF_IN TO ANTENNA RF_OUT CC1000 C42 C41 L41 L32 AVDD=3V Figure 20. Input/output matching network SWRS048A Page 31 of 55 CC1000 21. Output power programming The RF output power is programmable and controlled by the PA_POW register. Table 11 shows the closest programmable value for output powers in steps of 1 dB. The typical current consumption is also shown. Output power [dBm] -20 -19 -18 -17 -16 -15 -14 -13 -12 -11 -10 -9 -8 -7 -6 -5 -4 -3 -2 -1 0 1 2 3 4 5 6 7 8 9 10 In power down mode the PA_POW should be set to 00h for minimum leakage current. RF frequency 433 MHz PA_POW Current consumption, [hex] typ. [mA] 01 6.9 01 6.9 02 7.1 02 7.1 02 7.1 03 7.4 03 7.4 03 7.4 04 7.6 04 7.6 05 7.9 05 7.9 06 8.2 07 8.4 08 8.7 09 8.9 0A 9.6 0B 9.4 0C 9.7 0E 10.2 0F 10.4 40 11.8 50 12.8 50 12.8 60 13.8 70 14.8 80 15.8 90 16.8 C0 20.0 E0 22.1 FF 26.7 RF frequency 868 MHz PA_POW Current consumption, [hex] typ. [mA] 02 8.6 02 8.8 03 9.0 03 9.0 04 9.1 05 9.3 05 9.3 06 9.5 07 9.7 08 9.9 09 10.1 0B 10.4 0C 10.6 0D 10.8 0F 11.1 40 13.8 50 14.5 50 14.5 60 15.1 70 15.8 80 16.8 90 17.2 B0 18.5 C0 19.2 F0 21.3 FF 25.4 Table 11. Output power settings and typical current consumption SWRS048A Page 32 of 55 CC1000 22. RSSI output CC1000 has a built-in RSSI (Received Signal Strength Indicator) giving an analogue output signal at the RSSI/IF pin. The IF_RSSI bits in the FRONT_END register enable the RSSI. When the RSSI function is enabled, the output current of this pin is inversely proportional to the input signal level. The output should be terminated in a resistor to convert the current output into a voltage. A capacitor is used in order to low-pass filter the signal. The RSSI measures the power referred to the RF_IN pin. The input power can be calculated using the following equations: P = -51.3 VRSSI– 49.2 [dBm] at 433 MHz P = -50.0 VRSSI– 45.5 [dBm] at 868 MHz The external network for RSSI operation is shown in Figure 21. R281 = 27 kΩ, C281 = 1nF. A typical plot of RSSI voltage as function of input power is shown in Figure 22. The RSSI voltage range from 0 – 1.2 V when using a 27 kΩ terminating resistor, giving approximately 50 dB/V. This RSSI voltage can be measured by an A/D converter. Note that a higher voltage means a lower input signal. C281 TO ADC Voltage CC1000 RSSI/IF R281 1.3 1.2 1.1 1 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 -105 -100 -95 433Mhz 868Mhz -90 -85 -80 -75 -70 -65 -60 -55 dBm Figure 21. RSSI circuit Figure 22. RSSI voltage vs. input power SWRS048A Page 33 of 55 -50 CC1000 23. IF output CC1000 has a built-in 10.7 MHz IF output buffer. This buffer could be applied in narrowband applications with requirements on mirror image filtering. The system is then built with CC1000, a 10.7 MHz ceramic filter and an external 10.7 MHz demodulator. The external network for IF output operation is shown in Figure 23. R281 = 470 Ω, C281 = 3.3nF. CC1000 The external network provides 330 Ω source impedance for the 10.7 MHz ceramic filter. RSSI/IF To 10.7MHz filter and demodulator C281 R281 Figure 23. IF output circuit SWRS048A Page 34 of 55 CC1000 24. Crystal oscillator CC1000 has an advanced amplitude regulated crystal oscillator. A high current is used to start up the oscillations. When the amplitude builds up, the current is reduced to what is necessary to maintain a 600 mVpp amplitude. This ensures a fast start-up, keeps the current consumption as well as the drive level to a minimum and makes the oscillator insensitive to ESR variations. Using the internal crystal oscillator, the crystal must be connected between XOSC_Q1 and XOSC_Q2. The oscillator is designed for parallel mode operation of the crystal. In addition loading capacitors (C171 and C181) for the crystal are required. The loading capacitor values depend on the total load capacitance, CL, specified for the crystal. The total load capacitance seen between the crystal terminals should equal CL for the crystal to oscillate at the specified frequency. An external clock signal or the internal crystal oscillator can be used as main frequency reference. An external clock signal should be connected to XOSC_Q1, while XOSC_Q2 should be left open. The XOSC_BYPASS bit in the FRONT_END register should be set when an external clock signal is used. CL = 1 1 + C171 C181 + C parasitic The parasitic capacitance is constituted by pin input capacitance and PCB stray capacitance. Typically the total parasitic capacitance is 8 pF. A trimming capacitor may be placed across C171 for initial tuning if necessary. The crystal frequency should be in the range 3-4, 6-8 or 9-16 MHz. Because the crystal frequency is used as reference for the data rate (as well as other internal functions), the following frequencies are recommended: 3.6864, 7.3728, 11.0592 or 14.7456 MHz. These frequencies will give accurate data rates. The crystal frequency range is selected by XOSC_FREQ1:0 in the MODEM0 register. The crystal oscillator circuit is shown in Figure 24. Typical component values for different values of CL are given in Table 12. The initial tolerance, temperature drift, ageing and load pulling should be carefully specified in order to meet the required frequency accuracy in a certain application. By specifying the total expected frequency accuracy in SmartRF® Studio together with data rate and frequency separation, the software will calculate the total bandwidth and compare to the available IF bandwidth. To operate in synchronous mode at data rates different from the standards at 1.2, 2.4, 4.8 kBaud and so on, the crystal frequency can be scaled. The data rate (DR) will change proportionally to the new crystal frequency (f). To calculate the new crystal frequency: f xtal _ new = f xtal 1 DRnew DR XOSC_Q1 XOSC_Q2 XTAL C181 C171 Figure 24. Crystal oscillator circuit Item C171 C181 CL= 12 pF 6.8 pF 6.8 pF CL= 16 pF 18 pF 18 pF CL= 22 pF 33 pF 33 pF Table 12. Crystal oscillator component values SWRS048A Page 35 of 55 CC1000 25. Optional LC Filter An optional LC filter may be added between the antenna and the matching network in certain applications. The filter will reduce the emission of harmonics and increase the receiver selectivity. The filter topology is shown in Figure 25. Component values are given in Table 13. The filter is designed for 50 Ω terminations. The component values may have to be tuned to compensate for layout parasitics. L71 C71 C72 Figure 25. LC filter Item C71 C72 L71 315 MHz 30 pF 30 pF 15 nH 433 MHz 20 pF 20 pF 12 nH 868 MHz 10 pF 10 pF 5.6 nH 915 MHz 10 pF 10 pF 4.7 nH Table 13. LC filter component values SWRS048A Page 36 of 55 CC1000 26. System Considerations and Guidelines 26.1 SRD regulations International regulations and national laws regulate the use of radio receivers and transmitters. SRDs (Short Range Devices) for licence free operation are allowed to operate in the 433 and 868-870 MHz bands in most European countries. In the United States such devices operate in the 260–470 and 902-928 MHz bands. CC1000 is designed to meet the requirements for operation in all these bands. A summary of the most important aspects of these regulations can be found in Application Note AN001 SRD regulations for licence free transceiver operation, available from Chipcon’s web site. 26.2 Low cost systems In systems where low cost is of great importance the CC1000 is the ideal choice. Very few external components keep the total cost at a minimum. The oscillator crystal can then be a low cost crystal with 50 ppm frequency tolerance. 26.3 Battery operated systems In low power applications the power down mode should be used when not being active. Depending on the start-up time requirement, the oscillator core can be powered during power down. See page 28 for information on how effective power management can be implemented. 26.4 Crystal drift compensation A unique feature in CC1000 is the very fine frequency resolution of 250 Hz. This can be used to do the temperature compensation of the crystal if the temperature drift curve is known and a temperature sensor is included in the system. Even initial adjustment can be done using the frequency programmability. This eliminates the need for an expensive TCXO and trimming in some applications. In less demanding applications a crystal with low temperature drift and low ageing could be used without further compensation. A trimmer capacitor in the crystal oscillator circuit (in parallel with C171) could be used to set the initial frequency accurately. The fine frequency step programming cannot be used in RX mode if optimised frequency settings are required (see page 24). 26.5 High reliability systems Using a SAW filter as a preselector will improve the communication reliability in harsh environments by reducing the probability of blocking. The receiver sensitivity and the output power will be reduced due to the filter insertion loss. By inserting the filter in the RX path only, together with an external RX/TX switch, only the receiver sensitivity is reduced, and output power is remained. The CHP_OUT (LOCK) pin can be configured to control an external LNA, RX/TX switch or power amplifier. This is controlled by LOCK_SELECT in the LOCK register. 26.6 Frequency hopping spread spectrum systems Due to the very fast frequency shift properties of the PLL, the CC1000 is also suitable for frequency hopping systems. Hop rates of 1-100 hops/s are usually used depending on the bit rate and the amount of data to be sent during each transmission. The two frequency registers (FREQ_A and FREQ_B) are designed such that the ‘next’ frequency can be programmed while the ‘present’ frequency is used. The switching between the two frequencies is done through the MAIN register. SWRS048A Page 37 of 55 CC1000 27. PCB Layout Recommendations Chipcon provide reference layouts that should be followed in order to achieve the best performance. The Chipcon reference design (CC1000PP and CC1000uCSP_EM) can be downloaded from the Chipcon website. A two layer PCB is highly recommended. The bottom layer of the PCB should be the “ground-layer”. The top layer should be used for signal routing, and the open areas should be filled with etallization connected to ground using several vias. The ground pins should be connected to ground as close as possible to the package pin using individual vias. The decoupling capacitors should also be placed as close as possible to the supply pins and connected to the ground plane by separate vias. The external components should be as small as possible and surface mount devices are required. The VCO inductor must be placed as close as possible to the chip and symmetrical with respect to the input pins. Precaution should be used when placing the microcontroller in order to avoid interference with the RF circuitry. In certain applications where the ground plane for the digital circuitry is expected to be noisy, the ground plane may be split in an analogue and a digital part. All AGND pins and AVDD de-coupling capacitors should be connected to the analogue ground plane. All DGND pins and DVDD de-coupling capacitors should be connected to the digital ground. The connection between the two ground planes should be implemented as a star connection with the power supply ground. A development kit with a fully assembled PCB is available, and can be used as a guideline for layout. 28. Antenna Considerations CC1000 can be used together with various types of antennas. The most common antennas for short range communication are monopole, helical and loop antennas. Monopole antennas are resonant antennas with a length corresponding to one quarter of the electrical wavelength (λ/4). They are very easy to design and can be implemented simply as a “piece of wire” or even integrated into the PCB. Non-resonant monopole antennas shorter than λ/4 can also be used, but at the expense of range. In size and cost critical applications such an antenna may very well be integrated into the PCB. Helical antennas can be thought of as a combination of a monopole and a loop antenna. They are a good compromise in size critical applications. But helical antennas tend to be more difficult to optimise than the simple monopole. Loop antennas are easy to integrate into the PCB, but are less effective due to difficult impedance matching because of their very low radiation resistance. For low power applications the λ/4monopole antenna is recommended giving the best range and because of its simplicity. The length of the λ/4-monopole antenna is given by: L = 7125 / f where f is in MHz, giving the length in cm. An antenna for 869 MHz should be 8.2 cm, and 16.4 cm for 434 MHz. The antenna should be connected as close as possible to the IC. If the antenna is located away from the input pin the antenna should be matched to the feeding transmission line (50 Ω). For a more thorough primer on antennas, please refer to Application Note AN003 SRD Antennas available from Chipcon’s web site. SWRS048A Page 38 of 55 CC1000 29. Configuration registers The configuration of CC1000 is done by programming 22 8-bit configuration registers. The configuration data based on selected system parameters are most easily found by using the SmartRF® Studio software. A complete description of the registers are given in the following tables. After a RESET is programmed all the registers have default values. REGISTER OVERVIEW ADDRESS 00h 01h 02h 03h 04h 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 10h 11h 12h 13h 14h 15h 16h 17h 18h 19h 1Ah 1Bh 1Ch 40h 41h 42h 43h 44h 45h 46h Byte Name MAIN FREQ_2A FREQ_1A FREQ_0A FREQ_2B FREQ_1B FREQ_0B FSEP1 FSEP0 CURRENT FRONT_END PA_POW PLL LOCK CAL MODEM2 MODEM1 MODEM0 MATCH FSCTRL PRESCALER TEST6 TEST5 TEST4 TEST3 TEST2 TEST1 TEST0 Description MAIN Register Frequency Register 2A Frequency Register 1A Frequency Register 0A Frequency Register 2B Frequency Register 1B Frequency Register 0B Frequency Separation Register 1 Frequency Separation Register 0 Current Consumption Control Register Front End Control Register PA Output Power Control Register PLL Control Register LOCK Status Register and signal select to CHP_OUT (LOCK) pin VCO Calibration Control and Status Register Modem Control Register 2 Modem Control Register 1 Modem Control Register 0 Match Capacitor Array Control Register for RX and TX impedance matching Frequency Synthesiser Control Register Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Prescaler and IF-strip test control register Test register for PLL LOOP Test register for PLL LOOP Test register for PLL LOOP (must be updated as specified) Test register for VCO Test register for Calibration Test register for Calibration Test register for Calibration SWRS048A Page 39 of 55 CC1000 MAIN Register (00h) REGISTER NAME MAIN[7] MAIN[6] RXTX F_REG Default value - MAIN[5] RX_PD - H MAIN[4] MAIN[3] MAIN[2] MAIN[1] TX_PD FS_PD CORE_PD BIAS_PD - H H H H MAIN[0] RESET_N - L FREQ_2A Register (01h) REGISTER NAME FREQ_2A[7:0] FREQ_A[23:16] FREQ_1A Register (02h) REGISTER NAME FREQ_1A[7:0] FREQ_A[15:8] FREQ_0A Register (03h) REGISTER NAME FREQ_0A[7:0] FREQ_A[7:0] FREQ_2B Register (04h) REGISTER NAME FREQ_2B[7:0] FREQ_B[23:16] FREQ_1B Register (05h) REGISTER NAME FREQ_1B[7:0] FREQ_B[15:8] FREQ_0B Register (06h) REGISTER NAME FREQ_0B[7:0] FREQ_B[7:0] FSEP1 Register (07h) REGISTER FSEP1[7:3] FSEP1[2:0] FSEP_MSB[2:0] FSEP0 Register (08h) REGISTER FSEP0[7:0] NAME NAME FSEP_LSB[7:0] Active - Description RX/TX switch, 0 : RX , 1 : TX Selection of Frequency Register, 0 : Register A, 1 : Register B Power Down of LNA, Mixer, IF, Demodulator, RX part of Signal Interface Power Down of TX part of Signal Interface, PA Power Down of Frequency Synthesiser Power Down of Crystal Oscillator Core Power Down of BIAS (Global_Current_Generator) and Crystal Oscillator Buffer Reset, active low. Writing RESET_N low will write default values to all other registers than MAIN. Bits in MAIN do not have a default value, and will be written directly through the configurations interface. Must be set high to complete reset. Default value 01110101 Active Default value 10100000 Active Default value 11001011 Active Default value 01110101 Active Default value 10100101 Active Default value 01001110 Active Default value 000 Active Default value 01011001 - Description 8 MSB of frequency control word A - Description Bit 15 to 8 of frequency control word A - Description 8 LSB of frequency control word A - Description 8 MSB of frequency control word B - Description Bit 15 to 8 of frequency control word B - Description 8 LSB of frequency control word B - Description Not used 3 MSB of frequency separation control Active - SWRS048A Description 8 LSB of frequency separation control Page 40 of 55 CC1000 CURRENT Register (09h) REGISTER NAME CURRENT[7:4] VCO_CURRENT[3:0] Default value 1100 Active - Description Control of current in VCO core for TX and RX 0000 : 150µA 0001 : 250µA 0010 : 350µA 0011 : 450µA 0100 : 950µA, use for RX, f= 400 – 500 MHz 0101 : 1050µA 0110 : 1150µA 0111 : 1250µA 1000 : 1450µA, use for RX, f<400 MHz and f>500 MHz; and TX, f= 400 – 500 MHz 1001 : 1550µA, use for TX, f<400 MHz 1010 : 1650µA 1011 : 1750µA 1100 : 2250µA 1101 : 2350µA 1110 : 2450µA 1111 : 2550µA, use for TX, f>500 MHz CURRENT[3:2] LO_DRIVE[1:0] 10 Control of current in VCO buffer for LO drive 00 : 0.5mA, use for TX 01 : 1.0mA , use for RX, f<500 MHz* 10 : 1.5mA, 11 : 2.0mA, use for RX, f>500 MHz * CURRENT[1:0] PA_DRIVE[1:0] * LO_DRIVE can be reduced to save current in RX mode. See Table 10 for details Control of current in VCO buffer for PA 10 00 : 1mA, use for RX 01 : 2mA, use for TX, f<500 MHz 10 : 3mA 11 : 4mA, use for TX, f>500 MHz FRONT_END Register (0Ah) REGISTER NAME FRONT_END[7:6] FRONT_END[5] FRONT_END[4:3] BUF_CURRENT LNA_CURRENT [1:0] Default value 00 0 01 Active - - FRONT_END[2:1] IF_RSSI[1:0] 00 - FRONT_END[0] XOSC_BYPASS 0 - SWRS048A Description Not used Control of current in the LNA_FOLLOWER 0 : 520uA, use for f<500 MHz 1 : 690uA, use for f>500 MHz * *BUF_CURRENT can be reduced to save current in RX mode. See Table 10 for details. Control of current in LNA 00 : 0.8mA, use for f<500 MHz * 01 : 1.4mA 10 : 1.8mA, use for f>500 MHz * 11 : 2.2mA *LNA_CURRENT can be reduced to save current in RX mode. See Table 10 for details. Control of IF_RSSI pin 00 : Internal IF and demodulator, RSSI inactive 01 : RSSI active, RSSI/IF is analog RSSI output 10 : External IF and demodulator, RSSI/IF is mixer output. Internal IF in power down mode. 11 : Not used 0 : Internal XOSC enabled 1 : Power-Down of XOSC, external CLK used Page 41 of 55 CC1000 PA_POW Register (0Bh) REGISTER PA_POW[7:4] PA_HIGHPOWER[3:0] Default value 0000 PA_POW[3:0] PA_LOWPOWER[3:0] 1111 - NAME Default value Active EXT_FILTER 0 - PLL Register (0Ch) REGISTER PLL[7] PLL[6:3] NAME REFDIV[3:0] 0010 Active - - Description Control of output power in high power array. Should be 0000 in PD mode . See Table 11 page 32 for details. Control of output power in low power array Should be 0000 in PD mode. See Table 11 page 32 for details. Description 1 : External loop filter 0 : Internal loop filter 1-to-0 transition samples F_COMP comparator when BREAK_LOOP=1 (TEST3) Reference divider 0000 : Not allowed 0001 : Not allowed 0010 : Divide by 2 0011 : Divide by 3 …........ PLL[2] ALARM_DISABLE 0 h PLL[1] ALARM_H - - PLL[0] ALARM_L - - SWRS048A 1111 : Divide by 15 0 : Alarm function enabled 1 : Alarm function disabled Status bit for tuning voltage out of range (too close to VDD) Status bit for tuning voltage out of range (too close to GND) Page 42 of 55 CC1000 LOCK Register (0Dh) REGISTE NAME R LOCK[7:4] LOCK_SELECT[3:0] Default value 0000 Active - Description Selection of signals to CHP_OUT (LOCK) pin 0000 : Normal, pin can be used as CHP_OUT 0001 : LOCK_CONTINUOUS (active high) 0010 : LOCK_INSTANT (active high) 0011 : ALARM_H (active high) 0100 : ALARM_L (active high) 0101 : CAL_COMPLETE (active high) 0110 : IF_OUT 0111 : REFERENCE_DIVIDER Output 1000 : TX_PDB (active high, activates external PA when TX_PD=0) 1001 : Manchester Violation (active high) 1010 : RX_PDB (active high, activates external LNA when RX_PD=0) 1011 : Not defined 1100 : Not defined 1101 : LOCK_AVG_FILTER 1110 : N_DIVIDER Output 1111 : F_COMP LOCK[3] PLL_LOCK_ ACCURACY 0 - 0 : Sets Lock Threshold = 127, Reset Lock Threshold = 111. Corresponds to a worst case accuracy of 0.7% 1 : Sets Lock Threshold = 31, Reset Lock Threshold =15. Corresponds to a worst case accuracy of 2.8% LOCK[2] PLL_LOCK_ LENGTH LOCK_INSTANT LOCK_CONTINUOUS 0 - 0 : Normal PLL lock window 1 : Not used - - Status bit from Lock Detector Status bit from Lock Detector LOCK[1] LOCK[0] CAL Register (0Eh) REGISTER NAME CAL[7] Active CAL_START Default value 0 CAL[6] CAL_DUAL 0 H CAL[5] CAL_WAIT 0 H ↑ CAL[4] CAL_CURRENT 0 H CAL[3] CAL_COMPLETE 0 H CAL[2:0] CAL_ITERATE 101 H SWRS048A Description ↑ 1 : Calibration started 0 : Calibration inactive CAL_START must be set to 0 after calibration is done 1 : Store calibration in both A and B 0 : Store calibration in A or B defined by MAIN[6] 1 : Normal Calibration Wait Time 0 : Half Calibration Wait Time The calibration time is proportional to the internal reference frequency. 2 MHz reference frequency gives 14 ms wait time. 1 : Calibration Current Doubled 0 : Normal Calibration Current Status bit defining that calibration is complete Iteration start value for calibration DAC 000 – 101: Not used 110 : Normal start value 111 : Not used Page 43 of 55 CC1000 MODEM2 Register (0Fh) REGISTER NAME MODEM2[7] PEAKDETECT Default value 1 MODEM2[6:0] PEAK_LEVEL_OFFSET[6:0] 0010110 Note: PEAK_LEVEL_OFFSET[6:0] = Fs Fs − IFlow IF + ∆f low ⋅ 2 5 8 where Fs = Active - H Description Peak Detector and Remover disabled or enabled 0 : Peak detector and remover is disabled 1 : Peak detector and remover is enabled Threshold level for Peak Remover in Demodulator. Correlated to frequency deviation, see note. f _ xosc XOSC _ FREQ + 1 and IF = 150kHz − 2 • f _ rf • XTAL _ accuracy and ∆f is the separation low MODEM1 Register (10h) REGISTER NAME MODEM1[7:5] MLIMIT Default value 011 Active - Description Sets the limit for the Manchester Violation Flag. A Manchester Value = 14 is a perfect bit and a Manchester Value = 0 is a constant level (an unbalanced corrupted bit) 000 : No Violation Flag is set 001 : Violation Flag is set for Manchester Value < 1 010 : Violation Flag is set for Manchester Value < 2 011 : Violation Flag is set for Manchester Value < 3 100 : Violation Flag is set for Manchester Value < 4 101 : Violation Flag is set for Manchester Value < 5 110 : Violation Flag is set for Manchester Value < 6 111 : Violation Flag is set for Manchester Value < 7 MODEM1[4] MODEM1[3] MODEM1[2:1] LOCK_AVG_IN LOCK_AVG_MODE SETTLING[1:0] 0 0 11 H Lock control bit of Average Filter - 0 : Average Filter is free-running 1 : Average Filter is locked Automatic lock of Average Filter - 0 : Lock of Average Filter is controlled automatically 1 : Lock of Average Filter is controlled by LOCK_AVG_IN Settling Time of Average Filter 00 : 11 baud settling time, worst case 1.2dB loss in sensitivity 01 : 22 baud settling time, worst case 0.6dB loss in sensitivity 10 : 43 baud settling time, worst case 0.3dB loss in sensitivity 11 : 86 baud settling time, worst case 0.15dB loss in sensitivity MODEM1[0] MODEM_RESET_N 1 L SWRS048A Separate reset of MODEM Page 44 of 55 CC1000 MODEM0 Register (11h) REGISTER NAME MODEM0[7] MODEM0[6:4] BAUDRATE[2:0] Default value 010 MODEM0[3:2] DATA_FORMAT[1:0] 01 - MODEM0[1:0] XOSC_FREQ[1:0] 00 - MATCH Register (12h) REGISTER NAME MATCH[7:4] RX_MATCH[3:0] MATCH[3:0] TX_MATCH[3:0] 0000 FSCTRL[7:4] FSCTRL[3:1] FSCTRL[0] Description - Default value 0000 FSCTRL Register (13h) REGISTER NAME Active Not used 000 : 0.6 kBaud 001 : 1.2 kBaud 010 : 2.4 kBaud 011 : 4.8 kBaud 100 : 9.6 kBaud 101 : 19.2, 38.4 and 76.8 kBaud 110 : Not used 111 : Not used 00 : NRZ operation. 01 : Manchester operation 10 : Transparent Asyncronous UART operation 11 : Not used Selection of XTAL frequency range 00 : 3MHz – 4MHz crystal, 3.6864MHz recommended Also used for 76.8 kBaud, 14.7456MHz 01 : 6MHz – 8MHz crystal, 7.3728MHz recommended Also used for 38.4 kBaud, 14.7456MHz 10 : 9MHz – 12MHz crystal, 11.0592 MHz recommended 11 : 12MHz – 16MHz crystal, 14.7456MHz recommended Active - - Description Selects matching capacitor array value for RX, step size is 0.4 pF 0001: Use for RF frequency > 500 MHz 0111: Use for RF frequency < 500 MHz Selects matching capacitor array value for TX, step size is 0.4 pF Active - Default value - - Not used Reserved FS_RESET_N 1 L Separate reset of frequency synthesizer SWRS048A Description Page 45 of 55 CC1000 PRESCALER Register (1Ch) REGISTER NAME PRESCALER[7:6] PRESCALER[5:4] PRE_SWING[1:0] PRE_CURRENT [1:0] Default value 00 Active 00 - Prescaler swing. Fractions for PRE_CURRENT[1:0] = 00 00 : 1 * Nominal Swing 01 : 2/3 * Nominal Swing 10 : 7/3 * Nominal Swing 11 : 5/3 * Nominal Swing Prescaler current scaling - PRESCALER[3] IF_INPUT 0 - PRESCALER[2] IF_FRONT 0 - PRESCALER[1:0] - 00 - TEST6 Register (for test only, 40h) REGISTER NAME Description 00 : 1 * Nominal Current 01 : 2/3 * Nominal Current 10 : 1/2 * Nominal Current 11 : 2/5 * Nominal Current 0 : Nominal setting 1 : RSSI/IF pin is input to IF-strips 0 : Nominal setting 1 : Output of IF_Front_amp is switched to RSSI/IF pin Not used TEST6[7] LOOPFILTER_TP1 Default value 0 TEST6 [6] LOOPFILTER_TP2 0 - TEST6 [5] CHP_OVERRIDE 0 - TEST6[4:0] CHP_CO[4:0] 10000 - Active TEST5 Register (for test only, 41h) REGISTER NAME Active - TEST5[7:6] TEST5[5] CHP_DISABLE Default value 0 TEST5[4] VCO_OVERRIDE 0 - TEST5[3:0] VCO_AO[3:0] 1000 - Default value 100101 Active TEST4 Register (for test only, 42h) REGISTER NAME TEST4[7:6] TEST4[5:0] L2KIO[5:0] SWRS048A - h Description 1 : Select testpoint 1 to CHP_OUT 0 : CHP_OUT tied to GND 1 : Select testpoint 2 to CHP_OUT 0 : CHP_OUT tied to GND 1 : use CHP_CO[4:0] value 0 : use calibrated value Charge_Pump Current DAC override value Description Not used 1 : CHP up and down pulses disabled 0 : normal operation 1 : use VCO_AO[2:0] value 0 : use calibrated value VCO_ARRAY override value Description Not used Constant setting charge pump current scaling/rounding factor. Sets Bandwidth of PLL. Use 3Fh for 9.6 kBaud and higher Page 46 of 55 CC1000 TEST3 Register (for test only, 43h) REGISTER NAME TEST3[7:5] TEST3[4] BREAK_LOOP Default value 0 TEST3[3:0] CAL_DAC_OPEN 0100 - Default value - Active Default value - Active Default value - Active TEST2 Register (for test only, 44h) REGISTER NAME TEST2[7:5] TEST2[4:0] CHP_CURRENT [4:0] TEST1 Register (for test only, 45h) REGISTER NAME TEST1[7:4] TEST1[3:0] CAL_DAC[3:0] TEST0 Register (for test only, 46h) REGISTER NAME TEST0[7:4] TEST0[3:0] VCO_ARRAY[3:0] SWRS048A Active - - - - Description Not used 1 : PLL loop open 0 : PLL loop closed Calibration DAC override value, active when BREAK_LOOP =1 Description Not used Status vector defining applied CHP_CURRENT value Description Not used Status vector defining applied Calibration DAC value Description Not used Status vector defining applied VCO_ARRAY value Page 47 of 55 CC1000 30. Package Description (TSSOP-28) Note: The figure is an illustration only. TSSOP 28 Min Max All dimensions in mm Thin Shrink Small Outline Package (TSSOP) D E1 E A A1 e B 9.60 4.30 0.05 0.19 6.40 0.65 9.80 4.50 1.20 0.15 0.30 SWRS048A L 0.45 Copl. α 0° 0.75 0.10 8° Page 48 of 55 CC1000 31. Package Description (UltraCSP™) Top view A1 A2 A3 A4 B1 B2 B3 B4 2339um +/- 20um C1 C2 C3 C4 D1 D2 D3 D4 4034um +/- 20um E1 E2 E3 E4 F1 F2 F3 F4 500um +/- 10um G1 G4 G3 G2 535um +/-20um 392um +/-20um 292um +/-20um 250um +/- 10um 500um +/- 10um 417um +/-20um Bump pitch is 500um centre to centre in both directions. SWRS048A Page 49 of 55 CC1000 Vertical cross section (UltraCSP™) Before assembly on PCB: Die A h1 Solder bumps (Pb free) After assembly on PCB: A Die h2 PCB mounting pads Die thickness (A) 432um Bump height before assembly (h1) 200um +/- 20um Bump height after assembly (h2) 140um +/- tbd um Total height before assembly 632um +/- 20um Total height after assembly 572um +/- tbd um Table 14: Height budget SWRS048A Page 50 of 55 CC1000 32. Plastic Tube Specification TSSOP 4.4mm (.173”) antistatic tube. Package Tube Width TSSOP 28 268 mil Tube Specification Tube Height Tube Length 80 mil 20” Units per Tube 50 33. Waffle Pack Specification Package UltraCSP™ Waffle Pack Width 50.8 mm Waffle Pack Specification Waffle Pack Length Waffle Pack Length Units per Waffle Pack 50.8 mm 117 3.96 mm 34. Carrier Tape and Reel Specification Carrier tape and reel is in accordance with EIA Specification 481. Package Tape Width TSSOP 28 UltraCSP™ 16 mm 12 mm Tape and Reel Specification Component Hole Pitch Pitch 8 mm 4 mm 8 mm 4 mm Reel Diameter 13” 4 mm Units per Reel 2500 2500 Note: UltraCSP™ Tape and reel illustration only SWRS048A Page 51 of 55 CC1000 35. Ordering Information Chipcon Part Number* CC1000-RTB1 TI Part Number Description CC1000PW CC1000-RTR1 CC1000PWR CC1000-RWP2 CC1000YZ Single Chip RF Transceiver. CC1000, TSSOP 28 package, RoHS compliant Pbfree assembly in tubes with 50 pcs per tube. Single Chip RF Transceiver. CC1000, TSSOP 28 package, RoHS compliant Pbfree assembly, T&R with 2500 pcs per reel. Single Chip RF Transceiver. CC1000, UltraCSP™ package, RoHS compliant Pbfree assembly with 117 pcs per waffle pack. CC1000-RTR2 CC1000YZR Minimum Order Quantity (MOQ) 250 (5 tubes of 50 units per tube) 2500 (tape and reel) 585 (5 waffle packs with 117 pcs per waffle pack) 2500 (tape and reel) Single Chip RF Transceiver. CC1000, UltraCSP™ package, RoHS compliant Pbfree assembly, T&R with 2500 pcs per reel. CC1000DK-433 CC1000DK-433 CC1000 Development Kit, 433 MHz 1 CC1000DK-868-915 CC1000DK-868-915 CC1000 Development Kit, 868/915 MHz 1 CC1000PPK-433 CC1000PPK-433 CC1000 Plug & Play Kit, 433 MHz 1 CC1000PPK-868 CC1000PPK-868 CC1000 Plug & Play Kit, 868/915 MHz 1 * Chipcon part numbers are obsolete, but included for reference. Use the TI part numbers when ordering parts. 36. General Information 36.1 Document Revision History Revision Date Description/Changes SWRS048A January 2007 Reflow soldering temperature according to IPC/JEDEC J-STD-020C. Max reflow temperature for CC1000 UltraCSP™ updated to 255 °C. Added waffle pack specification. Updated ordering information with TI part numbers. Updated address information. Updated header and footer. Updated Important Notice. Removed Chipcon specific Disclaimer, Trademarks and Life Support Policy sections. SWRS048 (2.3) August 2005 UltraCSP™ package included Minor corrections and editorial changes 2.2 April 2004 Shaping feature removed Application circuit simplified Additional information added for the demodulator Additional information added for frequency calculation Additional information added for calibration Additional information added for crystal oscillator Preliminary version removed Narrow band information removed REFDIV different in RX and TX Minor corrections and editorial changes 36.2 Product Status Definitions Data Sheet Identification Product Status Definition Advance Information Planned or Under Development This data sheet contains the design specifications for product development. Specifications may change in any manner without notice. Preliminary Engineering Samples and First Production This data sheet contains preliminary data, and supplementary data will be published at a later date. Chipcon reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. No Identification Noted Full Production This data sheet contains the final specifications. Chipcon reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. SWRS048A Page 52 of 55 CC1000 Data Sheet Identification Product Status Definition Obsolete Not In Production This data sheet contains specifications on a product that has been discontinued by Chipcon. The data sheet is printed for reference information only. SWRS048A Page 53 of 55 CC1000 37. Address Information Texas Instruments Norway AS Gaustadalléen 21 N-0349 Oslo NORWAY Tel: +47 22 95 85 44 Fax: +47 22 95 85 46 Web site: http://www.ti.com/lpw 38. TI Worldwide Technical Support Internet TI Semiconductor Product Information Center Home Page: TI Semiconductor KnowledgeBase Home Page: support.ti.com support.ti.com/sc/knowledgebase 39. Product Information Centers Americas Phone: +1(972) 644-5580 Fax: +1(972) 927-6377 Internet/Email: support.ti.com/sc/pic/americas.htm Europe, Middle East and Africa Phone: Belgium (English) +32 (0) 27 45 54 32 Finland (English) +358 (0) 9 25173948 France +33 (0) 1 30 70 11 64 Germany +49 (0) 8161 80 33 11 Israel (English) 180 949 0107 Italy 800 79 11 37 Netherlands (English) +31 (0) 546 87 95 45 Russia +7 (0) 95 363 4824 Spain +34 902 35 40 28 Sweden (English) +46 (0) 8587 555 22 United Kingdom +44 (0) 1604 66 33 99 Fax: +49 (0) 8161 80 2045 Internet: support.ti.com/sc/pic/euro.htm Japan Fax Internet/Email International Domestic +81-3-3344-5317 0120-81-0036 International Domestic support.ti.com/sc/pic/japan.htm www.tij.co.jp/pic SWRS048A Page 54 of 55 CC1000 Asia Phone International Domestic Australia China Hong Kong India Indonesia Korea Malaysia New Zealand Philippines Singapore Taiwan Thailand +886-2-23786800 Toll-Free Number 1-800-999-084 800-820-8682 800-96-5941 +91-80-51381665 (Toll) 001-803-8861-1006 080-551-2804 1-800-80-3973 0800-446-934 1-800-765-7404 800-886-1028 0800-006800 001-800-886-0010 Fax +886-2-2378-6808 Email [email protected] or [email protected] Internet support.ti.com/sc/pic/asia.htm Copyright © 2007, Texas Instruments Incorporated SWRS048A Page 55 of 55