MCNIX MX23C8100MC-12

MX23C8100
8M-BIT MASK ROM (8/16 BIT OUTPUT)
FEATURES
ORDER INFORMATION
• Bit organization
- 1M x 8 (byte mode)
- 512K x 16 (word mode)
• Fast access time
- Random access: 100ns (max.)
• Current
- Operating: 60mA
- Standby: 50uA
• Supply voltage
- 5V±10%
• Package
- 44 pin SOP (500mil)
- 42 pin PDIP (600mil)
- 48 pin TSOP (20mm x 12mm)
Part No.
Access Time
MX23C8100PC-10
100ns
MX23C8100PC-12
120ns
MX23C8100PC-15
150ns
MX23C8100MC-10
100ns
MX23C8100MC-12
120ns
MX23C8100MC-15
150ns
MX23C8100TC-10
100ns
MX23C8100TC-12
120ns
MX23C8100TC-15
150ns
Package
42 pin PDIP
42 pin PDIP
42 pin PDIP
44 pin SOP
44 pin SOP
44 pin SOP
48 pin TSOP
48 pin TSOP
48 pin TSOP
Note: 40-TSOP and 48-RTSOP support word mode only,
not for byte mode.
42 PDIP
A18
A17
A7
A6
A5
A4
A3
A2
A1
A0
CE/CE
VSS
OE/OE
D0
D8
D1
D9
D2
D10
D3
D11
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
MX23C8100
PIN CONFIGURATION
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
NC
A8
A9
A10
A11
A12
A13
A14
A15
A16
BYTE
VSS
D15/A-1
D7
D14
D6
D13
D5
D12
D4
VCC
PIN DESCRIPTION
Symbol
A0~A18
D0~D14
D15/A-1
CE/CE
OE/OE
Byte
VCC
VSS
NC
Pin Function
Address Inputs
Data Outputs
D15 (Word Mode)/ LSB Address
(Byte Mode)
Chip Enable Input
Output Enable Input
Word/ Byte Mode Selection
Power Supply Pin
Ground Pin
No Connection
NC
A18
A17
A7
A6
A5
A4
A3
A2
A1
A0
CE/CE
VSS
OE/OE
D0
D8
D1
D9
D2
D10
D3
D11
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
MX23C8100
44 SOP
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
NC
NC
A8
A9
A10
A11
A12
A13
A14
A15
A16
BYTE
VSS
D15/A1
D7
D14
D6
D13
D5
D12
D4
VCC
48 TSOP (for word mode only)
NC
A16
A15
A14
A13
A12
A11
A10
A9
A8
NC
VSS
NC
A18
A17
A7
A6
A5
A4
A3
A2
A1
A0
CE/CE
P/N:PM0138
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
MX23C8100
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
VSS
VSS
D15/A-1
D7
D14
D6
D13
D5
D12
D4
VCC
VCC
NC
D11
D3
D10
D2
D9
D1
D8
D0
OE/OE
VSS
VSS
REV. 4.5, JUL. 16, 2001
1
MX23C8100
MODE SELECTION
CE/CE
OE/OE
Byte
D15/A-1
D0~D7
D8~D15
Mode
Power
L/H
X
X
X
High Z
High Z
-
Stand-by
H/L
L/H
X
X
High Z
High Z
-
Active
H/L
H/L
H
Output
D0~D7
D8~D15
Word
Active
H/L
H/L
L
Input
D0~D7
High Z
Byte
Active
BLOCK DIAGRAM
A0/(A-1)
Address
Buffer
Sense
Amplifier
Memory
Array
Word/
Byte
Output
Buffer
A18
D0
D15/(D7)
CE
BYTE
OE
ABSOLUTE MAXIMUM RATINGS
Item
Voltage on any Pin Relative to VSS
Ambient Operating Temperature
Storage Temperature
Symbol
VCC
Topr
Tstg
Ratings
-0.5V to 7.0V
0°C to 70°C
-65°C to 125°C
Note: minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may undershoot VSS to -2.0V
for periods of up to 20ns. Maximum DC voltage on input or I/
O pins is VCC+0.5V. During voltage transitions, input may
overshoot VCC to VCC+2.0V for periods of up to 20ns.
P/N:PM0138
REV. 4.5, JUL. 16, 2001
2
MX23C8100
DC CHARACTERISTICS (Ta = 0°C ~ 70°C, VCC = 5V±10%)
Item
Output High Voltage
Output Low Voltage
Input High Voltage
Input Low Voltage
Input Leakage Current
Output Leakage Current
Operating Current
Standby Current (TTL)
Standby Current (CMOS)
Input Capacitance
Output Capacitance
Symbol
VOH
VOL
VIH
VIL
ILI
ILO
ICC1
ISTB1
ISTB2
CIN
COUT
MIN.
2.4V
2.2V
-0.3V
-
MAX.
0.4V
VCC+0.3V
0.8V
10uA
10uA
60mA
1mA
50uA
10pF
10pF
Conditions
IOH = -1.0mA
IOL = 2.1mA
0V, VCC
0V, VCC
tRC=100ns, all output open
CE=VIH
CE> VCC - 0.2V
Ta = 25°C, f = 1MHZ
Ta = 25°C, f = 1MHZ
AC CHARACTERISTICS (Ta = 0°C ~ 70°C, VCC = 5V±10%)
Item
Symbol
Read Cycle Time
Address Access Time
Chip Enable Access Time
Output Enable Time
Output Hold After Address
Output High Z Delay
tRC
tAA
tACE
tOE
tOH
tHZ
23C8100-10
MIN.
MAX.
100ns
100ns
100ns
50ns
0ns
20ns
23C8100-12
MIN.
MAX.
120ns
120ns
120ns
60ns
0ns
20ns
23C8100-15
MIN.
MAX.
150ns 150ns
150ns
70ns
0ns
20ns
Note:Output high-impedance delay (tHZ) is measured from
OE or CE going high, and this parameter guaranteed by design over the full voltage and temperature operating range not tested.
P/N:PM0138
REV. 4.5, JUL. 16, 2001
3
MX23C8100
AC Test Conditions
Input Pulse Levels
Input Rise and Fall Times
Input Timing Level
Output Timing Level
Output Load
0.4V~2.4V
10ns
1.5V
0.8V and 2.0V
See Figure
IOH (load)=-1mA
DOUT
IOL (load)=2.1mA
C<100pF
Note:
No output loading is present in tester load board.
Active loading is used and under software programming control.
Output loading capacitance includes load board's and all stray capacitance.
TIMING DIAGRAM
RANDOM READ
ADD
ADD
ADD
ADD
tRC
tACE
CE
tOE
OE
tOH
tAA
DATA
VALID
VALID
P/N:PM0138
tHZ
VALID
REV. 4.5, JUL. 16, 2001
4
MX23C8100
PACKAGE INFORMATION
42-PIN PLASTIC DIP(600 mil)
P/N:PM0138
REV. 4.5, JUL. 16, 2001
5
MX23C8100
44-PIN PLASTIC SOP
P/N:PM0138
REV. 4.5, JUL. 16, 2001
6
MX23C8100
48-PIN PLASTIC TSOP
P/N:PM0138
REV. 4.5, JUL. 16, 2001
7
MX23C8100
REVISION HISTORY
Revision
4.2
4.3
4.4
4.5
Description
DC Characteristics: The standby current (CMOS) ISTB2 is
changed as 50us instead of 100uA.
AC Characteristics: Deleted 200ns grade item.
The output enable time (tOE) is changed as 60ns instead of 70ns
in 120ns grade item, and 70ns instead of 80ns in 150ns grade item.
The output high Z delay is changed as 20ns instead of 70ns.
AC CHARACTERISTICS tOH 10ns-->0ns
Undershoot -1.3V 20ns-->-2.0V 20ns
Added Package Information
P/N:PM0138
Page
Date
SEP/01/1997
P3
P2
P5~7
JAN/28/1999
AUG/04/1999
JUL/16/2001
REV. 4.5, JUL. 16, 2001
8
MX23C8100
MACRONIX INTERNATIONAL CO., LTD.
HEADQUARTERS:
TEL:+886-3-578-6688
FAX:+886-3-563-2888
EUROPE OFFICE:
TEL:+32-2-456-8020
FAX:+32-2-456-8021
JAPAN OFFICE:
TEL:+81-44-246-9100
FAX:+81-44-246-9105
SINGAPORE OFFICE:
TEL:+65-348-8385
FAX:+65-348-8096
TAIPEI OFFICE:
TEL:+886-2-2509-3300
FAX:+886-2-2509-2200
MACRONIX AMERICA, INC.
TEL:+1-408-453-8088
FAX:+1-408-453-8488
CHICAGO OFFICE:
TEL:+1-847-963-1900
FAX:+1-847-963-1909
http : //www.macronix.com
MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice.
9