TI SN74ABTE16246DGG

SN54ABTE16246, SN74ABTE16246
11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS
SCBS227F – JULY 1993 – REVISED JUNE 1999
D
D
D
D
D
D
D
D
D
D
D
SN54ABTE16246 . . . WD PACKAGE
SN74ABTE16246 . . . DGG OR DL PACKAGE
(TOP VIEW)
Members of the Texas Instruments
Widebus  Family
State-of-the-Art EPIC-ΙΙB  BiCMOS Design
Significantly Reduces Power Dissipation
Support the VME64 ETL Specification
Reduced TTL-Compatible Input Threshold
Range
High-Drive Outputs (IOH = –60 mA
IOL = 90 mA) Support Equivalent 25-Ω
Incident-Wave Switching
VCCBIAS Pin Minimizes Signal Distortion
During Live Insertion
Internal Pullup Resistor on OE Keeps
Outputs in High-Impedance State During
Power Up or Power Down
Distributed VCC and GND Pin Configuration
Minimizes High-Speed Switching Noise
Equivalent 25-Ω Series Damping Resistor
on B Port
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
Package Options Include Plastic Shrink
Small-Outline (DL) and Thin-Shrink
Small-Outline (DGG) Packages and 380-mil
Fine-Pitch Ceramic Flat (WD) Package
Using 25-mil Center-to-Center Spacings
11OE
11DIR
11B
GND
10B
9B
VCC
8BI
8BO
GND
7BO
6BI
6BO
5BO
GND
4BO
4BI
VCC
3BO
2BI
GND
2BO
1BO
1BI
1
48
2
47
3
46
4
45
5
44
6
43
7
42
8
41
9
40
10
39
11
38
12
37
13
36
14
35
15
34
16
33
17
32
18
31
19
30
20
29
21
28
22
27
23
26
24
25
VCCBIAS
11A
10DIR
GND
10A
9A
VCC
9DIR
8A
GND
7A
7BI
6A
5A
GND
5BI
4A
VCC
3A
3BI
GND
2A
1A
OE
description
The ’ABTE16246 devices are 11-bit noninverting transceivers designed for asynchronous two-way
communication between buses. These devices have open-collector and 3-state outputs. They allow data
transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the
direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses
are effectively isolated. When OE is low, the device is active.
The B port has an equivalent 25-Ω series output resistor to reduce ringing. Active bus-hold inputs on the B port
hold unused or floating inputs at a valid logic level.
The A port provides for the precharging of the outputs via VCCBIAS, which establishes a voltage between 1.3 V
and 1.7 V when VCC is not connected.
The SN54ABTE16246 is characterized for operation over the full military temperature range of –55°C to 125°C.
The SN74ABTE16246 is characterized for operation from –40°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus and EPICΙΙ-B are trademarks of Texas Instruments Incorporated.
Copyright  1999, Texas Instruments Incorporated
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
SN54ABTE16246, SN74ABTE16246
11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS
SCBS227F – JULY 1993 – REVISED JUNE 1999
FUNCTION TABLE
INPUTS
OE
9DIR
10DIR
11DIR
11OE
H
X
X
X
X
L
X
X
X
X
OPERATION
Isolation
1BI–8BI data to 1A–8A bus (OC†),
1A–8A data to 1BO–8BO bus
L
L
X
X
X
9A data to 9B bus
L
H
X
X
X
9B data to 9A bus
L
X
L
X
X
10A data to 10B bus
L
X
H
X
X
10B data to 10A bus
L
X
X
L
L
11A data to 11B bus
L
X
X
L
H
11A, 11B isolation
L
X
X
H
X
11B data to 11A bus
† OC = Open-collector outputs
2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN54ABTE16246, SN74ABTE16246
11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS
SCBS227F – JULY 1993 – REVISED JUNE 1999
logic diagram (positive logic)
11OE
11DIR
11B
1
2
3
47
OE
10DIR
10B
25
46
5
44
9DIR
9B
1BO
10A
41
6
43
1BI
11A
26
24
9A
1A
23
To Seven Other Channels
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
SN54ABTE16246, SN74ABTE16246
11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS
SCBS227F – JULY 1993 – REVISED JUNE 1999
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V
Input voltage range, VI (except I/O ports) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO . . . . . . . . . . . . . . . . . . . –0.5 V to 5.5 V
Current into any output in the low state, IO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128 mA
Input clamp current, IIK (VI < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –18 mA
Output clamp current, IOK (VO < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –50 mA
Package thermal impedance, θJA (see Note 2): DGG package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89°C/W
DL package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94°C/W
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 3)
VCC
Supply voltage
VIH
High level input voltage
High-level
VIL
Low level input voltage
Low-level
VOH
VI
High-level output voltage
OE
Except OE
High level output current
High-level
IOL
Low level output current
Low-level
∆t/∆v
Input transition rise or fall rate
SN74ABTE16246
NOM
MAX
MIN
NOM
MAX
4.5
5
5.5
4.5
5
5.5
2
2
1.6
1.6
0.8
0.8
Except OE
1.4
1.4
1A–8A
0
B bus
9A–11A
UNIT
V
V
OE
Input voltage
IOH
SN54ABTE16246
MIN
V
5.5
0
5.5
V
VCC
–12
0
VCC
–12
V
–24
–64
B bus
12
12
A bus
64
90
Outputs enabled
10
10
mA
mA
ns/V
TA
Operating free-air temperature
–55
125
–40
85
°C
NOTE 3: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN54ABTE16246, SN74ABTE16246
11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS
SCBS227F – JULY 1993 – REVISED JUNE 1999
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
VIK
B port
VOH
VCC = 4.5 V,
VCC = 5.5 V,
II = –18 mA
IOH = –100 µA
5V
VCC = 4
4.5
IOH = –1 mA
IOH = –12 mA
VCC = 5.5 V,
9A–11A
IOH
TEST CONDITIONS
1A–8A
B port
VCC = 4
4.5
5V
VCC = 4.5 V,
II
IOZH‡
IOZL‡
IO
–1.2
VCC–0.2
B port
2
2
4.5
2.4
4.5
20
VCC = 4
4.5
5V
0.4
0.4
VCC = 4
4.5
5V
IOL = 64 mA
IOL = 90 mA
0.55
0.55
Control inputs
A or B ports
9A–11A
9A–11A
A port
B port
A or B ports
ICCD
A or B ports
Ci
Control inputs
VCC = 5.5 V,
VI = 0 to 5.5 V
VCC = 5
5.5
5V
V,
VI = VCC or GND
VCC = 5.5 V,
VCC = 5.5 V,
VO = 2.7 V
VO = 0.5 V
VCC = 5
5.5
5V
V,
VO = 2
2.5
5V
VCC = 0, VI or VO ≤ 4.5 V, VCCBIAS = 0
Outputs high
VCC = 5.5 V,
Outputs low
IO = 0,
VI = VCC or GND
Outputs disabled
VCC = 5 V,,
CL = 50 pF
0.8
100
100
–100
–100
V
mV
µA
±500
±500
±1
±1
±20
±20
10
10
µA
–10
µA
–10
–50
–120
–180
–50
–180
–25
–52
–90
–25
–90
±100
±100
28
36
28
36
38
48
38
48
20
32
20
32
0.02
0.02
OE low
0.33
0.33
Cio
I/O ports
† All typical values are at VCC = 5 V, TA = 25°C.
‡ The parameters IOZH and IOZL include the input leakage current.
µA
0.9
100
OE high
VI = 2.5 V or 0.5 V
VO = 2.5 V or 0.5 V
V
2
IOL = 1 mA
IOL = 12 mA
VI = 0.8 V
VI = 2 V
V
2.4
IOH = –64 mA
VOH = 5.5 V
VCC = 4
4.5
5V
UNIT
2.4
100
Ioff
ICC
–1.2
VCC–0.2
2.4
Vhys
II(hold)
(
)
SN74ABTE16246
TYP†
MAX
MIN
20
VOL
A port
IOH = –1 mA
IOH = –32 mA
SN54ABTE16246
TYP†
MAX
MIN
µA
mA
µA
mA
mA/
MHz
2.5
4
2.5
4
pF
4.5
8
4.5
8
pF
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
SN54ABTE16246, SN74ABTE16246
11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS
SCBS227F – JULY 1993 – REVISED JUNE 1999
live-insertion specifications over recommended operating free-air temperature range
PARAMETER
ICC (VCCBIAS)
SN54ABTE16246
TYP†
MAX
TEST CONDITIONS
SN74ABTE16246
TYP†
MAX
MIN
VCC = 0 to 4.5 V,
VCCBIAS = 4.5 V to 5.5 V, IO(DC) = 0
VCC = 4.5 V to 5.5 V‡,
VCCBIAS = 4.5 V to 5.5 V, IO(DC) = 0
250
MIN
700
250
UNIT
700
µA
20
20
VO
A port
VCC = 0
VCCBIAS = 4.5 V to 5.5 V
VCCBIAS = 4.75 V to 5.25 V
1.1
1.5
1.9
1.1
1.5
1.9
1.3
1.5
1.7
1.3
1.5
1.7
IO
A port
VCC = 0
VO = 0,
VO = 3 V,
–20
–100
–20
–100
20
100
20
100
VCCBIAS = 4.5 V
VCCBIAS = 4.5 V
V
µA
† All typical values are at VCC = 5 V, TA = 25°C.
‡ VCC – 0.5 V < VCCBIAS
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature, CL = 50 pF (unless otherwise noted) (see Figure 2)
PARAMETER
tPLH
tPHL
tPLH
tPHL
tPLH§
tPLH¶
tPHL
tPZH
tPZL
tPZH
tPZL
tPHZ
tPLZ
tPHZ
FROM
(INPUT)
TO
(OUTPUT)
A
B
9B 11B
9B–11B
9A 11A
9A–11A
1B–8B
OE
OE
OE
OE
tPLZ
§ Measurement point is VOL + 0.3 V.
¶ Measurement point is VOL + 1.5 V.
VCC = 5 V
TA = 25°C
SN54ABTE16246
MIN
TYP
MAX
MIN
MAX
MIN
MAX
1.5
3.1
4.2
1.5
5.4
1.5
5.2
1.5
3.5
4.6
1.5
5.4
1.5
5.2
1.5
3
3.8
1.5
4.7
1.5
4.5
1.5
3.2
4
1.5
4.7
1.5
4.5
1.5
3.2
4
1.5
4.7
1.5
4.5
7.5
8.9
9.7
7.5
10.6
7.5
10.3
1.5
3.2
4
1.5
4.7
1.5
4.5
9A–11A
2
4.3
5.3
2
6.4
2
6.2
1A–11A
2
4.4
5.4
2
7
2
6.8
2
4.3
6
2
7.3
2
7.1
2
4.5
6.4
2
7.5
2
7.3
9A–11A
2
4.2
5.9
2
7
2
6.7
1A–11A
2
3.5
4.6
2
5.4
2
5.1
2.5
4.3
6.2
2.5
7.2
2.5
7
2
3.6
5
2
5.8
2
5.5
1A–8A
B
B
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
6
SN74ABTE16246
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
UNIT
ns
ns
ns
ns
ns
ns
ns
SN54ABTE16246, SN74ABTE16246
11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS
SCBS227F – JULY 1993 – REVISED JUNE 1999
extended switching characteristics over recommended ranges of supply voltage and operating
free-air temperature, CL = 50 pF (unless otherwise noted) (see Figure 2)
FROM
(INPUT)
TO
(OUTPUT)
LOAD
9B 11B
9B–11B
9A 11A
9A–11A
RX = 13 Ω
1B–8B
1A–8A
RX = 13 Ω
9B 11B
9B–11B
9A 11A
9A–11A
RX = 26 Ω
1B–8B
1A–8A
RX = 26 Ω
9B 11B
9B–11B
1A 8A
1A–8A
RX = 56 Ω
1B–8B
1A–8A
RX = 56 Ω
B
A
RX = Open
A
B
B
A
B
A
A
B
B
A
RX = 26 Ω
tt†
B
A
tt‡
A
B
RX = 26 Ω
Rise or fall
time
10%–90%
PARAMETER
tPLH
tPHL
tPHL
tPLH
tPHL
tPHL
tPLH
tPHL
tPHL
tsk(p)
sk( )
tsk(o)
VCC = 5 V
TA = 25°C
SN54ABTE16246
SN74ABTE16246
UNIT
MIN
TYP
MAX
MIN
MAX
MIN
MAX
1.5
3.2
4
1.5
5
1.5
4.8
1.5
3.8
4.7
1.5
5.8
1.5
5.6
1.5
3.3
4.2
1.5
5
1.5
4.8
1.5
3.1
4
1.5
4.8
1.5
4.6
1.5
3.5
4.4
1.5
5.2
1.5
4.9
1.5
3.1
4
1.5
4.6
1.5
4.4
1.5
3
3.8
1.5
4.7
1.5
4.5
1.5
3.3
4.2
1.5
5.1
1.5
4.7
1.5
3
4
1.5
4.6
1.5
4.4
0.1
0.6
2
2
0.4
0.8
2
2
RX = 26 Ω
0.3
0.8
2
2
RX = Open
0.3
0.7
1.3
1.3
0.7
1.1
1.3
1.3
0.5
1
1.3
1.3
0.5
0.8
1.5
0.5
1.5
0.5
1.5
ns
3.5
5.5
7.3
3.5
8.1
3.5
7.9
ns
ns
ns
ns
ns
ns
ns
ns
ns
† tt is measured between 1 V and 2 V of the output waveform.
‡ tt is measured between 10% and 90% of the output waveform.
extended output characteristics over recommended ranges of supply voltage and operating
free-air temperature, CL = 50 pF (see Figures 1 and 2)
PARAMETER
tsk(temp)
k(t
)
tsk(load)
FROM
(INPUT)
TO
(OUTPUT)
A
B
B
A
B
A
SN54ABTE16246
SN74ABTE16246
TEST CONDITIONS
LOAD
VCC = constant,,
∆TA = 20°C
3
2.5
RX = 56 Ω
4.5
4
VCC = constant,
Temperature = constant
RX = 13, 26,
or 56 Ω
4.5
4
MIN
MAX
MIN
MAX
UNIT
ns
ns
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
7
SN54ABTE16246, SN74ABTE16246
11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS
SCBS227F – JULY 1993 – REVISED JUNE 1999
PARAMETER MEASUREMENT INFORMATION
Device 1
A
Y1
A
B
Y2
Yn
Device
1 – Y1
tPLH1
tPHL1
tsk(o)
tsk(load)
In
Device n
Device
1 – Yn
tsk(temp)
Y1
tPLH2
Device
n – Yn
B
Y2
Yn
NOTES: A. Pulse skew, tsk(p), is defined as the difference in propagation delay times tPLH1 and tPHL1 on the same terminal at identical
operating conditions.
B. Output skew, tsk(o), is defined as the difference in propagation delay of any two outputs of the same device switching in the same
direction (e.g., |tPLH1 – tPLH2|) .
C. Temperature skew, tsk(temp), is the output skew of two devices, both having the same value of VCC ± 1% and with package
temperature differences of 20°C.
D. Load skew, tsk(load), is measured with RX in Figure 2 at 13 Ω for one unit and 56 Ω for the other unit.
Figure 1. Voltage Waveforms for Extended Characteristics
8
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN54ABTE16246, SN74ABTE16246
11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS
SCBS227F – JULY 1993 – REVISED JUNE 1999
PARAMETER MEASUREMENT INFORMATION
7V
Open
S2
3.65 V
500 Ω
94 Ω
S1
RX
From Output
Under Test
CL = 50 pF
(see Note A)
SWITCHING TABLE LOADS
tPLH/tPHL (9A–11A and B port)
tPLH/tPHL (1A–8A)
tPLZ/tPZL
tPHZ/tPZH (except 1A–8A)
2 nF
500 Ω
RX = 13, 26, or 56 Ω
EXTENDED
SWITCHING TABLE LOADS
tPLH/tPHL/tsk (A port)
tPLH/tPHL/tsk (B port)
tt (A port) (see Note E)
tt (B port) (see Note F)
1.5 V
Input
1.5 V
1.5 V
0V
tPLH
VOH
Output
Output
Waveform 1
S2 at 7 V
(see Note B)
1.5 V
1.5 V
VOL
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
S2
Down
Up
Down
Up
X
Open
X
Open
1.5 V
tPLZ
3.5 V
1.5 V
tPZH
tPHL
S1
0V
tPZL
3V
S2
Open
7V
7V
Open
3V
Output
Control
(low-level
enabling)
LOAD CIRCUIT
S1
Up
Up
Up
Up
Output
Waveform 2
S2 at Open
(see Note B)
VOL + 0.3 V
VOL
tPHZ
1.5 V
VOH – 0.3 V
VOH
≈0V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr ≤ 2.5 ns, tf ≤ 2.5 ns.
D. The outputs are measured one at a time with one transition per measurement.
E. tt is measured between 1 V and 2 V of the output waveform.
F. tt is measured between 10% and 90% of the output waveform.Figure 1
Figure 2. Load Circuit and Voltage Waveforms
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
9
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright  1999, Texas Instruments Incorporated