UC1824 UC2824 UC3824 High Speed PWM Controller FEATURES DESCRIPTION • Complementary Outputs • Practical Operation Switching Frequencies to 1MHz • 50ns Propagation Delay to Output • High Current Dual Totem Pole Outputs (1.5A Peak) The UC1824 family of PWM control ICs is optimized for high frequency switched mode power supply applications. Particular care was given to minimizing propagation delays through the comparators and logic circuitry while maximizing bandwidth and slew rate of the error amplifier. This controller is designed for use in either currentmode or voltage mode systems with the capability for input voltage feed-forward. • Wide Bandwidth Error Amplifier • Fully Latched Logic with Double Pulse Suppression • Pulse-by-Pulse Current Limiting • Soft Start / Max. Duty Cycle Control • Under-Voltage Lockout with Hysteresis • Low Start Up Current (1.1 mA) • Trimmed Bandgap Reference (5.1V ± 1%) Protection circuitry includes a current limit comparator with a 1V threshold, a TTL compatible shutdown port, and a soft start pin which will double as a maximum duty cycle clamp. The logic is fully latched to provide jitter free operation and prohibit multiple pulses at an output. An under-voltage lockout section with 800mV of hysteresis assures low start up current. During under-voltage lockout, the outputs are high impedance. These devices feature totem pole outputs designed to source and sink high peak currents from capacitive loads, such as the gate of a power MOSFET. The on state is designed as a high level. BLOCK DIAGRAM UDG-92034-1 3/97 ABSOLUTE MAXIMUM RATINGS (Note 1) UC1824 UC2824 UC3824 CONNECTION DIAGRAMS Supply Voltage (Pins 13, 15) . . . . . . . . . . . . . . . . . . . . . . . . 30V Output Current, Source or Sink (Pins 11, 14) DC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5A Pulse (0.5µs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.0A Analog Inputs (Pins 1, 2, 7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 7V (Pin 8, 9) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 6V Clock Output Current (Pin 4) . . . . . . . . . . . . . . . . . . . . . . . -5mA Error Amplifier Output Current (Pin 3) . . . . . . . . . . . . . . . . 5mA Soft Start Sink Current (Pin 8) . . . . . . . . . . . . . . . . . . . . . 20mA Oscillator Charging Current (Pin 5) . . . . . . . . . . . . . . . . . . -5mA Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1W Storage Temperature Range . . . . . . . . . . . . . . -65°C to +150°C Lead Temperature (Soldering, 10 seconds) . . . . . . . . . . 300°C Note 1: All voltages are with respect to GND (Pin 10); all currents are positive into, negative out of part; pin numbers refer to DIL-16 package. Note 3: Consult Unitrode Integrated Circuit Databook for thermal limitations and considerations of package. DIL-16 (Top View) J Or N Package PACKAGE PIN FUNCTION PLCC-20 & LCC-20 (Top View) Q & L Packages SOIC-16 (Top View) DW Package FUNCTION N/C INV NI E/A Out Clock N/C RT CT Ramp Soft Start N/C ILIM/SD Gnd Out Pwr Gnd N/C VC INVOUT VCC VREF 5.1V PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 ELECTRICAL CHARACTERISTICS: Unless otherwise stated,these specifications apply for , RT = 3.65k, CT = 1nF, VCC = 15V, -55°C<TA<125°C for the UC1824, –40°C<TA<85°C for the UC2824, and 0°C<TA<70°C for the UC3824, TA=TJ. PARAMETERS Reference Section Output Voltage Line Regulation Load Regulation Temperature Stability* Total Output Variation* Output Noise Voltage* Long Term Stability* Short Circuit Current Oscillator Section Initial Accuracy* Voltage Stability* Temperature Stability* Total Variation* UC1824 UC2824 MIN TYP MAX MIN TYP MAX UNITS TJ = 25°C, IO = 1mA 10V < VCC < 30V 1mA < IO < 10mA TMIN < TA < TMAX Line, Load, Temperature 10Hz < f < 10kHz TJ = 125°C, 1000hrs. VREF = 0V 5.05 5.00 5.10 2 5 0.2 5.20 20 20 0.4 5.25 V mV mV mV/°C V µV mV mA TJ = 25°C 10V < VCC < 30V TMIN < TA < TMAX Line, Temperature 360 TEST CONDITIONS 5.10 2 5 0.2 5.00 -15 340 2 50 5 -50 400 0.2 5 5.15 20 20 0.4 5.20 25 -100 UC3824 4.95 -15 440 2 360 460 340 50 5 -50 400 0.2 5 25 -100 440 2 460 kHz % % kHz UC1824 UC2824 UC3824 ELECTRICAL CHARACTERISTICS (cont.) PARAMETERS Unless otherwise stated,these specifications apply for , RT = 3.65k, CT = 1nF, VCC = 15V, -55°C<TA<125°C for the UC1824, –40°C<TA<85°C for the UC2824, and 0°C<TA<70°C for the UC3824, TA=TJ. TEST CONDITIONS Oscillator Section (cont.) Clock Out High Clock Out Low Ramp Peak* Ramp Valley* Ramp Valley to Peak* Error Amplifier Section Input Offset Voltage Input Bias Current Input Offset Current Open Loop Gain 1V < VO < 4V CMRR 1.5V < VCM < 5.5V PSRR 10V < VCC < 30V Output Sink Current VPIN 3 = 1V Output Source Current VPIN 3 = 4V Output High Voltage IPIN 3 = -0.5mA Output Low Voltage IPIN 3 = 1mA Unity Gain Bandwidth* Slew Rate* PWM Comparator Section Pin 7 Bias Current VPIN 7 = 0V Duty Cycle Range Pin 3 Zero DC Threshold VPIN 7 = 0V Delay to Output* Soft-Start Section Charge Current VPIN 8 = 0.5V Discharge Current VPIN 8 = 1V Current Limit / Shutdown Section Pin 9 Bias Current 0 < VPIN 9 < 4V Current Limit Threshold Shutdown Threshold Delay to Output Output Section Output Low Level IOUT = 20mA IOUT = 200mA Output High Level IOUT = -20mA IOUT = -200mA Collector Leakage VC = 30V Rise/Fall Time* CL = 1nF Under-Voltage Lockout Section Start Threshold UVLO Hysteresis Supply Current Section Start Up Current VCC = 8V ICC VPIN 1, VPIN 7, VPIN 9 = 0V; VPIN 2 = 1V * This parameter not 100% tested in production but guaranteed by design. 3 UC1824 UC2824 MIN TYP MAX MIN TYP MAX UNITS 3.9 3.9 4.5 2.3 2.8 1.0 1.8 2.9 3.0 1.25 2.0 V V V V V 2.6 0.7 1.6 60 75 85 1 -0.5 4.0 0 3 6 4.5 2.3 2.8 1.0 1.8 0.6 0.1 95 95 110 2.5 -1.3 4.7 0 .5 5.5 12 -1 0 1.1 3 1 0.9 1.25 13.0 12.0 8.8 0.4 2.9 3.0 1.25 2.0 UC3824 2.6 0.7 1.6 10 3 1 5.0 1.0 -5 80 1.25 50 80 9 20 1.0 1.40 50 15 1.1 1.55 80 0.25 1.2 13.5 13.0 100 30 0.40 2.2 9.2 0.8 9.6 1.2 1.1 22 2.5 33 60 75 85 1 -0.5 4.0 0 3 6 0.6 0.1 95 95 110 2.5 -1.3 4.7 0.5 5.5 12 -1 0 1.1 3 1 0.9 1.25 13.0 12.0 500 60 8.8 0.4 15 3 1 5.0 1.0 -5 85 mV µA µA dB dB dB mA mA V V MHz V/µs µA % V ns 1.25 50 80 9 20 µA mA 1.0 1.40 50 10 1.1 1.55 80 µA V V ns 0.25 1.2 13.5 13.0 10 30 0.40 2.2 500 60 V V V V µA ns 9.2 0.8 9.6 1.2 V V 1.1 22 2.5 33 mA mA UC1824 UC2824 UC3824 UC1824 Printed Circuit Board Layout Considerations High speed circuits demand careful attention to layout and component placement. To assure proper performance of the UC1824 follow these rules: 1) Use a ground plane. 2) Damp or clamp parasitic inductive kick energy from the gate of driven MOSFETs. Do not allow the output pins to ring below ground. A series gate resistor or a shunt 1 Amp Schottky diode at the output pin will serve this purpose. 3) Bypass VCC, VC, and VREF. Use 0.1µF monolithic ceramic capacitors with low equivalent series inductance. Allow less than 1 cm of total lead length for each capacitor between the bypassed pin and the ground plane. 4) Treat the timing capacitor, CT, like a bypass capacitor. Error Amplifier Circuit Simplified Schematic Open Loop Frequency Response Unity Gain Slew Rate Synchronized Operation Two Units in Close Proximity Generalized Synchronization 4 UC1824 UC2824 UC3824 Oscillator Circuit µ Primary Output Deadtime vs CT (3k ≤ RT ≤ 100k) Primary Output Deadtime vs Frequency Timing Resistance vs Frequency 160 1.0nF TD (ns) 140 120 100 470pF 80 10k 100k FREQ (Hz) Typical Non-Overlap Time (TNO) Over Temperature 80 70 60 50 40 TNO (ns) 30 20 10 0 -75 -50 -25 0 25 50 T (°C) Non-Overlap Time (TNO) 5 75 100 125 1M UC1824 UC2824 UC3824 Forward Technique for Off-Line Voltage Mode Application Constant Volt-Second Clamp Circuit The circuit shown here will achieve a constant volt-second product clamp over varying input voltages. The ramp generator components, RT and CR are chosen so that the ramp at Pin 9 crosses the 1V threshold at the same time the desired maximum volt-second product is reached. The delay through the functional nor block must be such that the ramp capacitor can be completely discharged during the minimum deadtime. Output Section Simplified Schematic Rise/Fall Time (CL=1nF) Rise/Fall Time (CL=10nF) Saturation Curves 6 UC1824 UC2824 UC3824 Open Loop Laboratory Test Fixture UDG-92036-2 This test fixture is useful for exercising many of the As with any wideband circuit, careful grounding and byUC1824’s functions and measuring their specifications. pass procedures should be followed. The use of a ground plane is highly recommended. UNITRODE CORPORATION 7 CONTINENTAL BLVD. • MERRIMACK, NH 03054 TEL. (603) 424-2410 • FAX (603) 424-3460 7 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof. Copyright 1999, Texas Instruments Incorporated