DALLAS DS1040

DS1040
Programmable One-Shot
Pulse Generator
www.dalsemi.com
FEATURES
PIN ASSIGNMENT
All-silicon pulse width generator
Five programmable widths
Equal and unequal increments available
Pulse widths from 5 ns to 500 ns
Widths are stable and precise
Rising edge-triggered
Inverted and non-inverted outputs
Width tolerance ±5% or ±2 ns, whichever is
greater
Economical
Auto-insertable, low profile
Low-power CMOS
TTL/CMOS-compatible
Vapor phase, IR and wave solderable
Custom widths available
Fast turn prototypes
Extended temperature range available
IN
1
8
VCC
OUT
2
7
P0
OUT
3
6
P1
4
5
P2
GND
DS1040M 8-Pin DIP (300-mil)
See Mech. Drawings Section
IN
1
8
VCC
OUT
2
7
P0
OUT
3
6
P1
GND
4
5
P2
DS1040Z 8-Pin SOIC (150-mil)
See Mech. Drawings Section
PIN DESCRIPTION
IN
P0-P2
GND
OUT
OUT
VCC
– Trigger Input
– Programming Pins
– Ground
– Pulse Output
– Inverted Pulse Output
– +5V
DESCRIPTION
The DS1040 Pulse Generator is a user-programmable one-shot with a choice of five precise pulse widths.
Maximum widths range from 50 ns to 500 ns; increments range from 2.5 ns to 100 ns. For maximum
flexibility in applications such as magneto-optical read/write disk laser power control, varieties are
offered with equal and unequal increments. The DS1040 is offered in standard 8-pin DIPs and 8-pin
mini-SOICs. Low cost and superior reliability over hybrid technology are achieved by the combination
of a 100% CMOS silicon design and industry standard packaging. The DS1040 series of pulse generators
provide a nominal width accuracy of ±5% or ±2 ns, whichever is greater. In response to the rising edge
of the input (trigger) pulse, the DS1040 produces an output pulse with a width determined by the logic
states of the three parallel programming pins. For convenience, both inverting and non-inverting outputs
are supplied. The intrinsic delay between the trigger pulse and the output pulse is no more than 10 ns.
Each output is capable of driving up to five 74LS loads.
Dallas Semiconductor can customize standard products to meet special needs. For special request and
rapid delivery, call (972) 371–4348.
1 of 6
111799
DS1040
LOGIC DIAGRAM Figure 1
PULSE WIDTH VS. PROGRAMMED VALUE Table 1
PROGRAMMING
PINS
MAX
WIDTH
MIN
WIDTH
MAX
WIDTH
MAX
WIDTH
MAX
WIDTH
P2
0
0
0
0
1
1
1
1
P1
0
0
1
1
0
0
1
1
P0
0
1
0
1
0
1
0
1
DS1040-75
75
15
30
45
60
75
75
75
DS1040-100
100
20
40
60
80
100
100
100
DS1040-150
150
30
60
90
120
150
150
150
DS1040-200
200
40
80
120
160
200
200
200
DS1040-250
250
50
100
150
200
250
250
250
DS1040-500
500
100
200
300
400
500
500
500
DS1040-B50
50
30
35
40
45
50
50
50
DS1040-D60
60
20
30
40
50
60
60
60
DS1040-A15
15
5
7.5
10
12.5
15
15
15
DS1040-A20
20
10
12.5
15
17.5
20
20
20
DS1040-A32
32.5
22.5
25
27.5
30
32.5
32.5
32.5
DS1040-B40
40
20
25
30
35
40
40
40
DS1040-D70
70
30
40
50
60
70
70
70
MSB
LSB
PART
NUMBER
All times in nanoseconds.
Custom pulse widths available.
2 of 6
DS1040
ABSOLUTE MAXIMUM RATINGS*
Voltage on any Pin Relative to Ground
Operating Temperature
Storage Temperature
Soldering Temperature
Short Circuit Output Current
-1.0V to +7.0V
0°C to 70°C
-55°C to +125°C
260°C for 10 seconds
50 mA for 1 second
* This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operation sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods of time may affect reliability.
(0°C to 70°C; VCC = 5.0V ± 5%)
DC ELECTRICAL CHARACTERISTICS
PARAMETER
SYMBOL
Supply Voltage
High Level Input
Voltage
Low Level Input
Voltage
Input Leakage
Current
Active Current
High Level Output
Current
Low Level Output
Current
TEST
MIN
TYP
MAX
UNITS
NOTES
VCC
4.75
5.00
5.25
V
1
VIH
2.2
VCC
+ 0.5
V
1
VIL
-0.5
0.8
V
1
-1.0
1.0
mA
75
mA
-1
mA
II
0.0 ≤ VI ≤VCC
VCC = Max;
Period = Min
VCC = Min
VOH = 4
VCC = Min
VOL = 0.5
ICC
IOH
IOL
35
8
mA
(TA = 25°C; VCC = 5.0V ± 5%)
AC ELECTRICAL CHARACTERISTICS
PARAMETER
SYMBOL
MIN
Programming Setup
tPS
5
ns
Programming Hold
tPH
0
ns
Input Pulse Width at Logic 1
tWIH
5
ns
Input Pulse Width at Logic 0
tWIL
5
ns
tD
0
Intrinsic Delay
Output Pulse Width
tWO
Power-up Time
tPU
Period
Period
TYP
5
MAX
10
Table 1
UNITS
ns
100
tWO + 50
Input Capacitance
NOTES
ns
3, 4, 5, 7
ms
ns
CAPACITANCE
PARAMETER
2, 6
(TA = 25°C)
SYMBOL
MIN
CIN
3 of 6
TYP
MAX
UNITS
5
10
pF
NOTES
DS1040
NOTES:
1. All voltages are referenced to ground.
2. Measured with outputs open, minimum period.
3. VCC = 5V @ 25°C. Width accurate to within ±2 ns or 5%.
4. Temperature variations between 0°C and 70°C may increase or decrease width by an additional ±1 ns
or ±3%, whichever is greater.
5. For DS1040 pulse generators with maximum widths less than 50 ns, temperature variations between
0°C and 70°C may increase or decrease width by ±1 ns or ±9%, whichever is greater.
6. ICC is a function of frequency and maximum width. Only a pulse generator operating with 40 ns
period and VCC =5.25V will have an ICC =75 mA. For example, a -100 will never exceed 30 mA, etc.
7. See “Test Conditions” sections at the end of this data sheet.
TIMING DIAGRAM Figure 2
4 of 6
DS1040
POWER-UP TIMING DIAGRAM Figure 3
TEST CIRCUIT Figure 4
TERMINOLOGY
Period: The time elapsed between the leading edge of the first trigger pulse and the leading edge of the
following trigger pulse.
tWIH , WIL , WO (Pulse Width): The elapsed time on the pulse between the 1.5V point on the leading edge
and the 1.5V point on the trailing edge, or the 1.5V point on the trailing edge and the 1.5V point on the
leading edge.
5 of 6
DS1040
tRISE (Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of
the input pulse.
tFALL (Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge of
the input pulse.
tD (Intrinsic Delay): The elapsed time between the 1.5 point on the leading edge of the input trigger
pulse and the 1.5V point on the leading edge of output pulse.
tPU (Power-up Time): After VCC is valid, the time required before timing specifications is within
tolerance.
TEST SETUP DESCRIPTION
Figure 4 illustrates the hardware configuration used for measuring the timing parameters on the DS1040.
The input waveform is produced by a precision pulse generator under software control. The intrinsic
delay is measured by a time interval counter (20 ps resolution) connected between the input and each
output. Outputs are selected and connected to the counter by a VHF switch control unit. Width
measurements are made by directing both the start and stop functions of the counter to the same output.
All measurements are fully automated, with each instrument controlled by a central computer over an
IEEE 488 bus.
TEST CONDITIONS
Input:
Ambient Temperature:
Supply Voltage (VCC):
Input Pulse:
25°C + 3°C
5.0V + 0.1V
High = 3.0V + 0.1V
Low = 0.0V + 0.1
Source Impedance:
Rise and Fall Time:
50 ohm max.
3.0 ns max. (measured
between 0.6V and 2.4)
Pulse Width:
Period:
500 ns (1 µs for -500)
1 µs (2 µs for -500)
Output:
The output is loaded with a 74F04. Delay is measured at the 1.5V level on the rising and falling edge.
Note:
Above conditions are for test only and do not restrict the operation of the device under other data sheet
conditions.
6 of 6