AKM AK4480

[AK4480]
AK4480
High Performance 114dB 32-Bit DAC
GENERAL DESCRIPTION
The AK4480 is a 32-bit DAC, which corresponds to Blu-ray Disc systems. An internal circuit includes
newly developed 32bit Digital Filter for better sound quality achieving low distortion characteristics and
wide dynamic range. The AK4480 has full differential SCF outputs, removing the need for AC coupling
capacitors and increasing performance for systems with excessive clock jitter. The AK4480 accepts
216kHz PCM data and 1-bit DSD data, ideal for a wide range of applications including Blu-ray Discs and
SACDs.
FEATURES
• 128x Over Sampling
• Sampling Rate: 30kHz ∼ 216kHz
• 32Bit 8x Digital Filter
- Ripple: ±0.005dB, Attenuation: 70dB
- Minimum delay option GD=7/fs
- Sharp Roll-off Filter
- Slow Roll-off Filter
• High Tolerance to Clock Jitter
• Low Distortion Differential Output
• DSD Data Input
• Digital De-emphasis for 32, 44.1, 48kHz Sampling
• Soft Mute
• Digital Attenuator (Linear 256 steps)
• Mono Mode
• External Digital Filter Mode
• THD+N: -100dB
• DR, S/N: 114dB (117dB when Mono mode)
• I/F Format: 24/32bit MSB justified, 16/20/24/32bit LSB justified, I2S, DSD
• Master Clock:
30kHz ~ 32kHz: 1152fs
30kHz ~ 54kHz: 512fs or 768fs
30kHz ~ 108kHz: 256fs or 384fs
108kHz ~ 216kHz: 128fs or 192fs
• Power Supply: 4.75 ∼ 5.25V
• Digital Input Level: TTL
• Package: 30pin VSOP
MS1146-E-03
2012/01
-1-
[AK4480]
■ Block Diagram
DVDD
BICK/DCLK
LRCK/DSDR/WCK
SDATA/DSDL
VSS3
PDN
DINL
VSS4
VSS2
VDDL
PCM
Data
Interface
8X
Interpolator
SCF
AOUTLP
AOUTLN
DSD
Data
Interface
BCK
AVDD
DATT
Soft Mute
ΔΣ
Modulator
External
DF
Interface
Bias
Vref
SCF
VREFHL
VREFLL
VREFLR
VREFLL
AOUTRP
AOUTRN
DINR
CSN/SMUTE
Control
Register
CCLK/DEM0
VDDR
Clock
Divider
CDTI/DEM1
VSS1
CAD0/SD
CAD1/DIF0 PSN
DZFL/DIF1 DIF2
MCLK
DZFR
Block Diagram
MS1146-E-03
2012/01
-2-
[AK4480]
■ Ordering Guide
−10 ∼ +70°C
30pin VSOP (0.65mm pitch)
Evaluation Board for AK4480
AK4480EF
AKD4480
■ Pin Layout
SMUTE/CSN
1
30
LRCK/DSDR/WCK
SD/CAD0
2
29
SDATA/DSDL/DINL
DEM0/CCLK
3
28
BICK/DLCK/BCK
DEM1/CDTI
4
27
PDN
DIF0/CAD1
5
26
DVDD
DIF1/DZFL
6
25
VSS4
DIF2/DINR
7
24
MCLK
PSN
8
23
AVDD
ACKS/DZFR
9
22
VSS3
AOUTRP
10
21
AOUTLP
AOUTRN
11
20
AOUTLN
VSS1
12
19
VSS2
VDDR
13
18
VDDL
VREFHR
14
17
VREFHL
VREFLR
15
16
VREFLL
AK4480
Top
View
MS1146-E-03
2012/01
-3-
[AK4480]
PIN/FUNCTION
No.
Pin Name
I/O
SMUTE
I
CSN
SD
CAD0
DEM0
CCLK
DEM1
CDTI
DIF0
CAD1
DIF1
DZFL
DIF2
DINR
I
I
I
I
I
I
I
I
I
I
O
I
I
PSN
I
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
ACKS
DZFR
AOUTRP
AOUTRN
VSS1
VDDR
VREFHR
VREFLR
VREFLL
VREFHL
VDDL
VSS2
AOUTLN
AOUTLP
VSS3
AVDD
MCLK
VSS4
DVDD
I
O
O
O
I
I
I
I
O
O
I
-
27
PDN
I
1
2
3
4
5
6
7
8
9
Function
Soft Mute in Parallel Control Mode
When this pin goes to “H”, soft mute cycle is initiated.
When returning to “L”, the output mute releases.
Chip Select in Serial Control Mode
Digital Filter Select Pin
Chip Address 0 in Serial Control Mode
De-emphasis Enable 0 in Parallel Control Mode
Control Data Clock in Serial Control Mode
De-emphasis Enable 1 in Parallel Control Mode
Control Data Input in Serial Control Mode
Digital Input Format 0 in PCM Mode
Chip Address 1 in Serial Control Mode
Digital Input Format 1 in PCM Mode
Left Channel Zero Input Detect in Serial Control Mode
Digital Input Format 2 in PCM Mode
Rch Audio Serial Data Input in External DF Mode.
Parallel/Serial Select
(Internal pull-up pin)
“L”: Serial Control Mode, “H”: Parallel Control Mode
Clock Auto Setting Mode Pin
Rch Zero Input Detect in Serial Control Mode
Right Channel Positive Analog Output
Right Channel Negative Analog Output
Connected to VSS2/3/4 Ground
Right Channel Analog Power Supply, 4.75~5.25V
Right Channel High Level Voltage Reference Input
Right Channel Low Level Voltage Reference Input
Left Channel Low Level Voltage Reference Input
Left Channel High Level Voltage Reference Input
Left Channel Analog Power Supply, 4.75~5.25V
Ground (connected to VSS1/3/4 ground)
Left Channel Negative Analog Output
Left Channel Positive Analog Output
Ground (connected to VSS1/2/4 ground)
Analog Power Supply, 4.75 to 5.25V
Master Clock Input
Connected to VSS1/2/3 Ground
Digital Power Supply, 4.75 ∼ 5.25V
Power-Down Mode
When at “L”, the AK4480 is in power-down mode and is held in reset.
The AK4480 should always be reset upon power-up.
Note: All input pins except internal pull-up/down pins must not be left floating.
MS1146-E-03
2012/01
-4-
[AK4480]
PIN/FUNCTION (Continued)
No.
Pin Name
I/O
Function
BICK
I
Audio Serial Data Clock in PCM Mode
DCLK
I
Audio Serial Data Clock in DSD Mode
BCK
I
Audio Serial Data Clock in EXDF Mode
SDATA
I
Audio Serial Data Input in PCM Mode
29 DSDL
I
Lch Audio Serial Data Clock in DSD Mode
DINL
I
Lch Audio Serial Data Clock in EXDF Mode
LRCK
I
L/R Clock in PCM Mode
30 DSDR
I
Rch Audio Serial Data Input Pin in DSD Mode
WCK
I
Word Clock Pin in EXDF Mode
Note: All input pins except internal pull-up/down pins must not be left floating.
28
■ Handling of Unused Pin
The unused I/O pins should be processed appropriately as below.
(1) Parallel Mode (PCM Mode only)
Classification
Pin Name
Analog
AOUTLP, AOUTLN
AOUTRP, AOUTRN
Setting
These pins must be open.
These pins must be open.
(2) Serial Mode
1. PCM Mode
Classification
Analog
Digital
Pin Name
AOUTLP, AOUTLN
AOUTRP, AOUTRN
DIF2, PSN
DZFL, DZFR
Setting
These pins must be open.
These pins must be open.
These pins must be connected to VSS4.
These pins must be open.
2. DSD Mode
Classification
Analog
Digital
Pin Name
AOUTLP, AOUTLN
AOUTRP, AOUTRN
DIF2, PSN
DZFL, DZFR
Setting
These pins must be open.
These pins must be open.
These pins must be connected to VSS4.
These pins must be open.
3. Ex DF Mode
Classification
Analog
Digital
Pin Name
AOUTLP, AOUTLN
AOUTRP, AOUTRN
DIF2, PSN
DZFL, DZFR
Setting
These pins must be open.
These pins must be open.
These pins must be connected to VSS4.
These pins must be open.
MS1146-E-03
2012/01
-5-
[AK4480]
ABSOLUTE MAXIMUM RATINGS
(VSS1-4 =0V; Note 1)
Parameter
Power Supplies:
Analog
Analog
Digital
Symbol
AVDD
VDDL/R
DVDD
Input Current, Any Pin Except Supplies
IIN
Digital Input Voltage
VIND
Ambient Temperature (Power applied)
Ta
Storage Temperature
Tstg
Note 1. All voltages with respect to ground.
Note 2. VSS1-4 must be connected to the same analog ground plane.
min
−0.3
−0.3
−0.3
−0.3
−10
−65
max
6.0
6.0
6.0
±10
DVDD+0.3
70
150
Unit
V
V
V
mA
V
°C
°C
WARNING: Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.
RECOMMENDED OPERATING CONDITIONS
(VSS1-4 =0V; Note 1)
Parameter
Symbol
min
typ
max
5.25
5.0
4.75
AVDD
Analog
Power Supplies
5.25
5.0
4.75
VDDL/R
Analog
(Note 3)
5.25
5.0
4.75
DVDD
Digital
Voltage
VREFHL/R
VREFHL/R
AVDD−0.5
AVDD
Reference
VREFLL/R
VREFLL/R
VSS
(Note 4)
Note 1. All voltages with respect to ground.
Note 3. The power up sequence between AVDD, VDDL/R and DVDD is not critical.
Note 4. The VREFLL/R pin must be the same voltage as VSS.
The analog output voltage scales with the voltage of (VREFH − VREFL).
AOUT (typ.@0dB) = (AOUT+) − (AOUT−) = ±2.4Vpp × (VREFHL/R − VREFLL/R)/5.
Unit
V
V
V
V
V
* AKM assumes no responsibility for the usage beyond the conditions in this data sheet.
MS1146-E-03
2012/01
-6-
[AK4480]
ANALOG CHARACTERISTICS
(Ta=25°C; AVDD=VDDL/R=DVDD=5.0V; VSS1-4 =0V; VREFHL/R=AVDD, VREFLL/R= VSS;
Input data = 24bit; RL ≥ 1kΩ; BICK=64fs; Signal Frequency = 1kHz; Sampling Frequency = 44.1kHz;
Measurement bandwidth = 20Hz ~ 20kHz; External Circuit: Figure 20; unless otherwise specified.)
Parameter
min
typ
max
Unit
Resolution
32
Bits
Dynamic Characteristics
(Note 5)
0dBFS
-100
-93
dB
fs=44.1kHz
THD+N
BW=20kHz
−60dBFS
-51
dB
0dBFS
97
dB
fs=96kHz
BW=40kHz
−60dBFS
-48
dB
0dBFS
97
dB
fs=192kHz
BW=40kHz
−60dBFS
-48
dB
BW=80kHz
-45
dB
−60dBFS
Dynamic Range (−60dBFS with A-weighted)
(Note 6)
108
114
dB
S/N (A-weighted)
(Note 7)
108
114
dB
Interchannel Isolation (1kHz)
100
110
dB
DC Accuracy
Interchannel Gain Mismatch
0
0.3
dB
Gain Drift
(Note 8)
20
ppm/°C
Output Voltage
(Note 9)
±2.25
±2.4
±2.55
Vpp
Load Capacitance
25
pF
Load Resistance
(Note 10)
2
kΩ
Power Supplies
Power Supply Current
Normal operation (PDN pin = “H”)
AVDD + VDDL/R
30
45
mA
15
mA
DVDD (fs ≤ 96kHz)
24
36
mA
DVDD (fs = 192kHz)
Power down (PDN pin = “L”)
(Note 11)
AVDD+VDDL/R+DVDD
10
100
μA
Note 5. Measured by Audio Precision, System Two. Averaging mode. Refer to the evaluation board manual.
Note 6. Figure 20 External LPF Circuit Example 2. 100dB for 16-bit data.
Note 7. Figure 20 External LPF Circuit Example 2. S/N does not depend on input data size.
Note 8. The voltage on (VREFH − VREFL) is held +5V externally.
Note 9. Full-scale voltage(0dB). Output voltage scales with the voltage of (VREFHL/R − VREFLL/R).
AOUT (typ.@0dB) = (AOUT+) − (AOUT−) = ±2.4Vpp × (VREFHL/R − VREFLL/R)/5.
Note 10. Regarding Load Resistance, AC load is 2kΩ (min) with a DC cut capacitor. Please refer to Figure 20. The load
resistance is 4k ohm (min) to ground when without a DC cut capacitor. Please refer to Figure 19. Load Resistance
is with respect to ground. Analog characteristics are sensitive to capacitive load that is connected output pin.
Therefore the capacitive load must be minimized.
Note 11. In the power down mode. P/S pin = DVDD, and all other digital input pins including clock pins
(MCLK, BICK and LRCK) are held VSS4.
MS1146-E-03
2012/01
-7-
[AK4480]
SHARP ROLL-OFF FILTER CHARACTERISTICS (fs = 44.1kHz)
(Ta=25°C; AVDD=VDDL/R=4.75 ∼ 5.25V, DVDD=4.75 ∼ 5.25V; Normal Speed Mode; DEM=OFF; SLOW bit =“0”,
SD bit=“0”)
Parameter
Symbol
min
typ
max
Unit
Digital Filter
Passband
(Note 12)
PB
0
20.0
kHz
±0.05dB
PB
0
20.0
kHz
Frequency Response
−6.0dB
22.05
kHz
Stopband
(Note 12)
SB
24.1
kHz
Passband Ripple
PR
-0.005
+0.0001
dB
Stopband Attenuation
SA
70
dB
Group Delay
(Note 13)
GD
27
1/fs
Digital Filter + SCF
Frequency Response: 0 ∼ 20.0kHz
-0.2
+0.2
dB
SHARP ROLL-OFF FILTER CHARACTERISTICS (fs = 96kHz)
(Ta=25°C; AVDD=VDDL/R=4.75 ∼ 5.25V, DVDD=4.75 ∼ 5.25V; Double Speed Mode; DEM=OFF; SLOW bit =“0”,
SD bit=“0”)
Parameter
Symbol
min
typ
max
Unit
Digital Filter
Passband (Note 12)
PB
0
43.5
kHz
Frequency Response
±0.05dB
0
43.5
kHz
−6.0dB
48.0
kHz
Stopband
(Note 12)
SB
52.5
kHz
Passband Ripple
PR
-0.005
+0.0001
dB
Stopband Attenuation
SA
70
dB
Group Delay
(Note 13)
GD
27
1/fs
Digital Filter + SCF
Frequency Response: 0 ∼ 40.0kHz
-0.3
+0.3
dB
SHARP ROLL-OFF FILTER CHARACTERISTICS (fs = 192kHz)
(Ta=25°C; AVDD=VDDL/R=4.75 ∼ 5.25V, DVDD=4.75 ∼ 5.25V; Quad Speed Mode; DEM=OFF; SLOW bit =“0”, SD
bit=“0”)
Parameter
Symbol
min
typ
max
Unit
Digital Filter
Passband
(Note 12)
PB
0
87.0
kHz
Frequency Response
±0.05dB
0
87.0
kHz
−6.0dB
96.0
kHz
Stopband
(Note 12)
SB
105
kHz
Passband Ripple
PR
-0.005
+0.0001
dB
Stopband Attenuation
SA
70
dB
Group Delay
(Note 13)
GD
27
1/fs
Digital Filter + SCF
Frequency Response: 0 ∼ 80.0kHz
-1
+0.1
dB
Note 12. The passband and stopband frequencies scale with fs. For example, PB=0.4535×fs (@±0.01dB), SB=0.546×fs.
Note 13. The calculating delay time which occurred by digital filtering. This time is from setting the 16/20/24/32bit data
of both channels to input register to the output of analog signal.
MS1146-E-03
2012/01
-8-
[AK4480]
SLOW ROLL-OFF FILTER CHARACTERISTICS (fs = 44.1kHz)
(Ta=25°C; AVDD=VDDL/R=4.75 ∼ 5.25V, DVDD=4.75 ∼ 5.25V; Normal Speed Mode; DEM=OFF; SLOW bit=“1”,
SD bit = “0”)
Parameter
Symbol
min
typ
max
Unit
Digital Filter
Passband
(Note 14)
PB
0
8.1
kHz
Frequency Response
±0.07dB
0
8.1
kHz
−3.0dB
18.2
kHz
Stopband
(Note 14)
SB
39.2
kHz
Passband Ripple
PR
-0.07
+0.02
dB
Stopband Attenuation
SA
73
dB
Group Delay
(Note 13)
GD
27
1/fs
Digital Filter + SCF
Frequency Response: 0 ∼ 20.0kHz
-5
+0.1
dB
SLOW ROLL-OFF FILTER CHARACTERISTICS (fs = 96kHz)
(Ta=25°C; AVDD=VDDL/R=4.75 ∼ 5.25V, DVDD=4.75 ∼ 5.25V; Double Speed Mode DEM=OFF; SLOW bit=“1”, SD
bit = “0”)
Parameter
Symbol
min
typ
max
Unit
Digital Filter
Passband
(Note 14)
PB
0
17.7
kHz
Frequency Response
±0.07dB
0
17.7
kHz
−3.0dB
39.6
kHz
Stopband
(Note 14)
SB
85.3
kHz
Passband Ripple
PR
-0.07
+0.02
dB
Stopband Attenuation
SA
73
dB
Group Delay
(Note 13)
GD
27
1/fs
Digital Filter + SCF
Frequency Response: 0 ∼ 40.0kHz
-4
+0.1
dB
SLOW ROLL-OFF FILTER CHARACTERISTICS (fs = 192kHz)
(Ta=25°C; AVDD=VDDL/R=4.75 ∼ 5.25V, DVDD=4.75 ∼ 5.25V; Quad Speed Mode; DEM=OFF; SLOW bit=“1”, SD
bit = “0”)
Parameter
Symbol
min
typ
max
Unit
Digital Filter
Passband
(Note 14)
PB
0
35.5
kHz
Frequency Response
±0.07dB
0
35.5
kHz
−3.0dB
79.1
kHz
Stopband
(Note 14)
SB
171
kHz
Passband Ripple
PR
-0.07
+0.02
dB
Stopband Attenuation
SA
73
dB
Group Delay
(Note 13)
GD
27
1/fs
Digital Filter + SCF
Frequency Response: 0 ∼ 80.0kHz
-5
+0.1
dB
Note 14. The passband and stopband frequencies scale with fs. For example, PB=0.185×fs (@±0.04dB), SB=0.888×fs.
MS1146-E-03
2012/01
-9-
[AK4480]
MINIMUM DELAY FILTER CHARACTERISTICS (fs = 44.1kHz)
(Ta=25°C; AVDD=VDDL/R=4.75 ∼ 5.25V, DVDD=4.75 ∼ 5.25V; Normal Speed Mode; DEM=OFF; SLOW bit = “0”,
SD bit=“1”)
Parameter
Symbol
min
typ
max
Unit
Digital Filter
Passband
(Note 14) ±0.01dB
PB
0
20.0
kHz
Frequency Response
±0.06dB
0
20.0
kHz
−6.0dB
22.05
kHz
Stopband
(Note 14)
SB
24.1
kHz
Passband Ripple
PR
-0.0052
+0.0006
dB
Stopband Attenuation
SA
70
dB
Group Delay
(Note 13)
GD
7
1/fs
Digital Filter + SCF
Frequency Response: 0 ∼ 20.0kHz
-0.2
+0.2
dB
MINIMUM DELAY FILTER CHARACTERISTICS (fs = 96kHz)
(Ta=25°C; AVDD=VDDL/R=4.75 ∼ 5.25V, DVDD=4.75 ∼ 5.25V; Double Speed Mode; DEM=OFF; SLOW bit = “0”,
SD bit=“1”)
Parameter
Symbol
min
typ
max
Unit
Digital Filter
Passband
(Note 14) ±0.01dB
PB
0
43.5
kHz
Frequency Response
±0.06dB
0
43.5
kHz
−6.0dB
48.0
kHz
Stopband
(Note 14)
SB
52.5
kHz
Passband Ripple
PR
-0.0052
+0.0006
dB
Stopband Attenuation
SA
70
dB
Group Delay
(Note 13)
GD
7
1/fs
Digital Filter + SCF
Frequency Response: 0 ∼ 40.0kHz
-0.3
+0.3
dB
MINIMUM DELAY FILTER CHARACTERISTICS (fs = 192kHz)
(Ta=25°C; AVDD=VDDL/R=4.75 ∼ 5.25V, DVDD=4.75 ∼ 5.25V; Quad Speed Mode; DEM=OFF; SLOW bit = “0”, SD
bit=“1”)
Parameter
Symbol
min
typ
max
Unit
Digital Filter
Passband
(Note 14) ±0.01dB
PB
0
87.0
kHz
Frequency Response
±0.06dB
0
87.0
kHz
−6.0dB
96.0
kHz
Stopband
(Note 14)
SB
105
kHz
Passband Ripple
PR
-0.0052
+0.0006
dB
Stopband Attenuation
SA
70
dB
Group Delay
(Note 13)
GD
7
1/fs
Digital Filter + SCF
Frequency Response: 0 ∼ 80.0kHz
-1
+0.1
dB
MS1146-E-03
2012/01
- 10 -
[AK4480]
DC CHARACTERISTICS
(Ta=25°C; AVDD=VDDL/R=4.75 ∼ 5.25V, DVDD=4.75 ∼ 5.25V)
Parameter
Symbol
min
typ
max
Unit
High-Level Input Voltage
VIH
2.2
V
Low-Level Input Voltage
VIL
0.8
V
High-Level Output Voltage
(Iout=−100μA)
VOH
DVDD−0.5
V
Low-Level Output Voltage
(Iout=100μA)
VOL
0.5
V
Input Leakage Current
(Note 15)
Iin
±10
μA
Note 15. The TEST1/CAD0 pin is an internal pull-down pin, and the P/S pin is an internal pull-up pin, nominally 100kΩ.
Therefore TEST1/CAD0 pin and P/S pin are not included.
MS1146-E-03
2012/01
- 11 -
[AK4480]
SWITCHING CHARACTERISTICS
(Ta=25°C; AVDD=VDDL/R=4.75 ∼ 5.25V, DVDD=4.75 ∼ 5.25V)
Parameter
Symbol
min
Master Clock Timing
Frequency
fCLK
7.7
Duty Cycle
dCLK
40
LRCK Frequency
(Note 16)
1152fs, 512fs or 768fs
fsn
30
256fs or 384fs
fsd
54
128fs or 192fs
fsq
108
Duty Cycle
Duty
45
PCM Audio Interface Timing
BICK Period
1/128fsn
tBCK
1152fs, 512fs or 768fs
1/64fsd
tBCK
256fs or 384fs
1/64fsq
tBCK
128fs or 192fs
30
tBCKL
BICK Pulse Width Low
30
tBCKH
BICK Pulse Width High
20
tBLR
BICK “↑” to LRCK Edge
(Note 17)
20
tLRB
LRCK Edge to BICK “↑”
(Note 17)
20
tSDH
SDATA Hold Time
20
tSDS
SDATA Setup Time
External Digital Filter Mode
27
tB
BICK Period
10
tBL
BCK Pulse Width Low
10
tBH
BCK Pulse Width High
5
tBW
BCK “↑” to WCK Edge
5
tWB
WCK Edge to BCK “↑”
54
tWCK
WCK Pulse Width Low
54
tWCH
WCK Pulse Width High
5
tDH
DATA Hold Time
5
tDS
DATA Setup Time
DSD Audio Interface Timing
tDCK
DCLK Period
160
tDCKL
DCLK Pulse Width Low
160
tDCKH
DCLK Pulse Width High
−20
tDDD
DCLK Edge to DSDL/R
(Note 18)
Control Interface Timing
200
tCCK
CCLK Period
80
tCCKL
CCLK Pulse Width Low
80
tCCKH
Pulse Width High
50
tCDS
CDTI Setup Time
50
tCDH
CDTI Hold Time
150
tCSW
CSN High Time
50
tCSS
CSN “↓” to CCLK “↑”
50
tCSH
CCLK “↑” to CSN “↑”
Reset Timing
PDN Pulse Width
(Note 19)
tPD
150
MS1146-E-03
typ
max
Unit
41.472
60
MHz
%
54
108
216
55
kHz
kHz
kHz
%
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1/64fs
20
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2012/01
- 12 -
[AK4480]
Note 16. When the 1152fs, 512fs or 768fs /256fs or 384fs /128fs or 192fs are switched, the AK4480 should be reset by the
PDN pin or RSTN bit.
Note 17. BICK rising edge must not occur at the same time as LRCK edge.
Note 18. DSD data transmitting device must meet this time.
Note 19. The AK4480 can be reset by bringing the PDN pin “L” to “H” upon power-up.
■ Timing Diagram
1/fCLK
VIH
MCLK
VIL
tCLKH
tCLKL
dCLK=tCLKH x fCLK, tCLKL x fCLK
1/fs
VIH
LRCK
VIL
tBCK
VIH
BICK
VIL
tBCKH
tBCKL
1/fs
VIH
WCK
VIL
tB
VIH
BCK
VIL
tBH
tBL
Clock Timing
MS1146-E-03
2012/01
- 13 -
[AK4480]
VIH
LRCK
VIL
tLRB
tBLR
VIH
BICK
VIL
tSDH
tSDS
VIH
SDATA
VIL
Audio Interface Timing (PCM Mode)
tDCK
tDCKL
tDCKH
VIH
DCLK
VIL
tDDD
VIH
DSDL
DSDR
VIL
Audio Serial Interface Timing (DSD Normal Mode, DCKB bit = “0”)
tDCK
tDCKL
tDCKH
VIH
DCLK
VIL
tDDD
tDDD
VIH
DSDL
DSDR
VIL
Audio Serial Interface Timing (DSD Phase Modulation Mode, DCKB bit = “0”)
MS1146-E-03
2012/01
- 14 -
[AK4480]
VIH
CSN
VIL
tCSS
tCCKL tCCKH
VIH
CCLK
VIL
tCDS
C1
CDTI
tCDH
C0
R/W
VIH
A4
VIL
WRITE Command Input Timing
tCSW
VIH
CSN
VIL
tCSH
VIH
CCLK
CDTI
VIL
D3
D2
D1
D0
VIH
VIL
WRITE Data Input Timing
MS1146-E-03
2012/01
- 15 -
[AK4480]
tPD
PDN
VIL
Power Down & Reset Timing
VIH
WCK
VIL
tBW
tWB
VIH
BCK
VIL
tDS
tDH
VIH
DATA
VIL
External Digital Filter I/F mode
MS1146-E-03
2012/01
- 16 -
[AK4480]
OPERATION OVERVIEW
■ D/A Conversion Mode
In serial mode, the AK4480 can covert both PCM and DSD data. The D/P bit controls PCM/DSD mode. When DSD
mode, DSD data can be input from DCLK, DSDL and DSDR pins. When PCM mode, PCM data can be input from BICK,
LRCK and SDATA pins. When PCM/DSD mode is changed by D/P bit, the AK4480 should be reset by RSTN bit. It takes
about 2/fs ~ 3/fs to change the mode. In parallel mode, the AK4480 can only convert PCM data.
D/P bit
Interface
0
PCM
1
DSD
Table 1. PCM/DSD Mode Control
When DP bit= “0”, an internal digital filter or external digital filter can be selected. When using an external digital filter
(EX DF I/F mode), data is input to each MCLK, BCK, WCK, DINL and DINR pin. EXD bit controls the modes. When
switching internal and external digital filters, the AK4480 must be reset by RSTN bit. A Digital filter switching takes
2~3k/fs.
Ex DF bit
Interface
0
PCM
1
EX DF I/F
Table 2. Digital Filter Control (DP bit = “0”)
■ System Clock
[1] PCM Mode
The external clocks, which are required to operate the AK4480, are MCLK, BICK and LRCK. MCLK should be
synchronized with LRCK but the phase is not critical. The MCLK is used to operate the digital interpolation filter and the
delta-sigma modulator. There are two modes for setting MCLK frequency, Manual Setting Mode and Auto Setting Mode.
In auto setting mode, sampling speed and MCLK frequency are detected automatically and then the initial master clock is
set to the appropriate frequency (Table 3). When external clocks are changed, the AK4480 should be reset by the PDN pin
or RSTN bit.
The AK4480 is automatically placed in power saving mode when MCLK or LRCK is stopped during normal operation
mode, and the analog output goes to AVDD/2 (typ). When MCLK and LRCK are input again, the AK4480 is powered up.
After exiting reset following power-up, the AK4480 is not fully operational until MCLK and LRCK are input.
The MCLK frequency corresponding to each sampling speed should be provided (Table 3).
(1) Parallel Mode (P/S pin = “H”)
1. Manual Setting Mode (ACKS pin = “L”)
The MCLK frequency corresponding to each sampling speed should be provided (Table 3). DFS1 bit is fixed to “0”. Quad
speed mode is not supported in this mode.
MS1146-E-03
2012/01
- 17 -
[AK4480]
LRCK
fs
32.0kHz
44.1kHz
48.0kHz
88.2kHz
96.0kHz
MCLK (MHz)
BICK
128fs
192fs
256fs
384fs
512fs
768fs
1152fs
64fs
N/A
N/A
8.1920
12.2880
16.3840
24.5760
36.8640
2.0480MHz
N/A
N/A
11.2896
16.9344
22.5792
33.8688
N/A
2.8224MHz
N/A
N/A
12.2880
18.4320
24.5760
36.8640
N/A
3.0720MHz
11.2896
16.9344
22.5792
33.8688
N/A
N/A
N/A
5.6448MHz
12.2880
18.4320
24.5760
36.8640
N/A
N/A
N/A
6.1440MHz
Table 3. System Clock Example (Manual Setting Mode @Parallel Mode)(N/A: Not available)
32kHz ~ 96kHz sampling rates are supported (Table 4). However, when the sampling rate is 32kHz ~ 48kHz, DR and S/N
will degrade by approximately 3dB as compared to when MCLK= 512fs/768fs.
ACKS pin
MCLK
DR,S/N
L
256fs/384fs/512fs/768fs
114dB
H
256fs/384fs
111dB
H
512fs/768fs
114dB
Table 4. Relationship between MCLK Frequency and DR, S/N (fs = 44.1kHz)
2. Auto Setting Mode (ACKS pin = “H”)
MCLK frequency and the sampling speed are detected automatically (Table 5). MCLK with appropriate frequency should
be input externally for each speed (Table 6).
MCLK
Sampling Speed
1152fs
Normal (fs≤32kHz)
512fs/256fs
768fs/384fs
Normal
256fs
384fs
Double
128fs
192fs
Quad
Table 5. Sampling Speed (Auto Setting Mode @Parallel Mode)
LRCK
fs
32.0kHz
44.1kHz
48.0kHz
88.2kHz
96.0kHz
176.4kHz
192.0kHz
MCLK (MHz)
128fs
192fs
256fs
384fs
512fs
768fs
1152fs
N/A
N/A
8.1920
12.2880
16.3840
24.5760
36.8640
N/A
N/A
11.2896
16.9344
22.5792
33.8688
N/A
N/A
N/A
12.2880
18.4320
24.5760
36.8640
N/A
N/A
N/A
22.5792
33.8688
N/A
N/A
N/A
N/A
N/A
24.5760
36.8640
N/A
N/A
N/A
22.5792
33.8688
N/A
N/A
N/A
N/A
N/A
24.5760
36.8640
N/A
N/A
N/A
N/A
N/A
Table 6. System Clock Example (Auto Setting Mode @Parallel Mode) (N/A: Not available)
Sampling
Speed
Normal
Double
Quad
MCLK= 256fs/384fs supports sampling rate of 32kHz ~ 96kHz (Table 7). However, when the sampling rate is 32kHz ~
48kHz, DR and S/N will degrade by approximately 3dB as compared to when MCLK= 512fs/768fs.
ACKS pin
MCLK
DR,S/N
L
256fs/384fs/512fs/768fs
114dB
H
256fs/384fs
111dB
H
512fs/768fs
114dB
Table 7. Relationship between MCLK Frequency and DR, S/N (fs = 44.1kHz)
MS1146-E-03
2012/01
- 18 -
[AK4480]
(2) Serial Mode (P/S pin = “L”)
1. Manual Setting Mode (ACKS bit = “0”)
MCLK frequency is detected automatically and the sampling speed is set by DFS1-0 bits (Table 8). The MCLK frequency
corresponding to each sampling speed should be provided (Table 9). The AK4480 is set to Manual Setting Mode at
power-up (PDN pin = “L” → “H”). When DFS1-0 bits are changed, the AK4480 should be reset by RSTN bit.
DFS1 bit DFS0 bit
Sampling Rate (fs)
(default)
0
0
Normal Speed Mode
30kHz ∼ 54kHz
0
1
Double Speed Mode
54kHz ∼ 108kHz
1
0
Quad Speed Mode
120kHz ∼ 216kHz
Table 8. Sampling Speed (Manual Setting Mode @Serial Mode)
LRCK
fs
32.0kHz
44.1kHz
48.0kHz
88.2kHz
96.0kHz
176.4kHz
192.0kHz
128fs
N/A
N/A
N/A
11.2896
12.2880
22.5792
24.5760
MCLK (MHz)
192fs
256fs
384fs
512fs
768fs
1152fs
N/A
8.1920
12.2880
16.3840
24.5760
36.8640
N/A
11.2896
16.9344
22.5792
33.8688
N/A
N/A
12.2880
18.4320
24.5760
36.8640
N/A
16.9344
22.5792
33.8688
N/A
N/A
N/A
18.4320
24.5760
36.8640
N/A
N/A
N/A
33.8688
N/A
N/A
N/A
N/A
N/A
36.8640
N/A
N/A
N/A
N/A
N/A
Table 9. System Clock Example (Manual Setting Mode @Serial Mode)
BICK
64fs
2.0480MHz
2.8224MHz
3.0720MHz
5.6448MHz
6.1440MHz
11.2896MHz
12.2880MHz
2. Auto Setting Mode (ACKS bit = “1”)
MCLK frequency and the sampling speed are detected automatically (Table 10) and DFS1-0 bits are ignored. The MCLK
frequency corresponding to each sampling speed should be provided (Table 11).
MCLK
Sampling Speed
1152fs
Normal (fs≤32kHz)
512fs/256fs
768fs/384fs
Normal
256fs
384fs
Double
128fs
192fs
Quad
Table 10. Sampling Speed (Auto Setting Mode @Serial Mode)
LRCK
fs
32.0kHz
44.1kHz
48.0kHz
88.2kHz
96.0kHz
176.4kHz
192.0kHz
128fs
N/A
N/A
N/A
N/A
N/A
22.5792
24.5760
MCLK (MHz)
192fs
256fs
384fs
512fs
768fs
1152fs
N/A
8.1920
12.2880
16.3840
24.5760
36.8640
N/A
11.2896
16.9344
22.5792
33.8688
N/A
N/A
12.2880
18.4320
24.5760
36.8640
N/A
N/A
22.5792
33.8688
N/A
N/A
N/A
N/A
24.5760
36.8640
N/A
N/A
N/A
33.8688
N/A
N/A
N/A
N/A
N/A
36.8640
N/A
N/A
N/A
N/A
N/A
Table 11. System Clock Example (Auto Setting Mode @Serial Mode)
MS1146-E-03
Sampling
Speed
Normal
Double
Quad
2012/01
- 19 -
[AK4480]
MCLK= 256fs/384fs supports sampling rate of 32kHz ~ 96kHz (Table 12). However, when the sampling rate is 32kHz ~
48kHz, DR and S/N will degrade by approximately 3dB as compared to when MCLK= 512fs/768fs.
ACKS bit
MCLK
DR,S/N
0
256fs/384fs/512fs/768fs
114dB
1
256fs/384fs
111dB
1
512fs/768fs
114dB
Table 12. Relationship between MCLK Frequency and DR, S/N (fs = 44.1kHz)
[2] DSD Mode
The external clocks, which are required to operate the AK4480, are MCLK and DCLK. MCLK should be synchronized
with DCLK but the phase is not critical. The frequency of MCLK is set by DCKS bit.
The AK4480 is automatically placed in reset state when MCLK is stopped during a normal operation, and the analog
output becomes AVDD/2 (typ).
DCKS bit
0
1
MCLK Frequency
DCLK Frequency
512fs
64fs
768fs
64fs
Table 13. System Clock (DSD Mode)
MS1146-E-03
(default)
2012/01
- 20 -
[AK4480]
■ Audio Interface Format
[1] PCM Mode
Data is shifted in via the SDATA pin using BICK and LRCK inputs. Eight data formats are supported and selected by the
DIF2-0 pins (Parallel control mode) or DIF2-0 bits (Serial control mode) as shown in Table 14. In all formats the serial
data is MSB-first, 2's compliment format and is latched on the rising edge of BICK. Mode 2 can be used for 20-bit and
16-bit MSB justified formats by zeroing the unused LSBs.
Mode
0
1
2
3
4
5
6
7
DIF2
0
0
0
0
1
1
1
1
DIF1
0
0
1
1
0
0
1
1
DIF0
Input Format
0
16bit LSB justified
1
20bit LSB justified
0
24bit MSB justified
1
24bit I2S Compatible
0
24bit LSB justified
1
32bit LSB justified
0
32bit MSB justified
1
32bit I2S Compatible
Table 14. Audio Interface Format
BICK
≥ 32fs
≥ 48fs
≥ 48fs
≥ 48fs
≥ 48fs
≥ 64fs
≥64fs
≥ 64fs
Figure
Figure 1
Figure 2
Figure 3
Figure 4
Figure 2
Figure 5
Figure 6
Figure 7
(default)
LRCK
0
1
10
11
12
13
14
15
0
1
10
11
12
13
14
15
0
1
BICK
(32fs)
SDATA
Mode 0
15
0
14
6
1
5
14
4
15
3
2
16
17
1
0
31
15
0
14
6
5
14
1
4
15
3
16
2
17
1
0
31
15
14
0
1
0
1
BICK
(64fs)
SDATA
Mode 0
Don’t care
15
14
Don’t care
0
15
14
0
15:MSB, 0:LSB
Lch Data
Rch Data
Figure 1. Mode 0 Timing
LRCK
0
1
8
9
10
11
12
31
0
1
8
9
10
11
12
31
BICK
(64fs)
SDATA
Mode 1
Don’t care
19
0
Don’t care
19
0
Don’t care
19
0
19
0
19:MSB, 0:LSB
SDATA
Mode 4
Don’t care
23
22
21
20
23
22
21
20
23:MSB, 0:LSB
Lch Data
Rch Data
Figure 2. Mode 1/4 Timing
MS1146-E-03
2012/01
- 21 -
[AK4480]
LRCK
0
1
2
22
23
24
30
31
0
1
2
22
23
24
30
31
0
1
BICK
(64fs)
SDATA
23 22
1
0
Don’t care
23 22
0
1
Don’t care
23
22
0
1
23:MSB, 0:LSB
Lch Data
Rch Data
Figure 3. Mode 2 Timing
LRCK
0
1
2
3
23
24
25
31
0
1
2
3
23
24
25
31
BICK
(64fs)
SDATA
1
23 22
0
Don’t care
23 22
0
1
23
Don’t care
23:MSB, 0:LSB
Lch Data
Rch Data
Figure 4. Mode 3 Timing
LRCK
0
1
2
20
21
22
32
33
63
0
1
2
20
21
22
32
33
63
0
1
BICK(128fs)
SDATA
31
0
1
2
12
13
14
23
1
24
0
31
31
0
1
2
12
13
14
23
1
24
0
31
0
1
BICK(64fs)
SDATA
31 30
20 19 18
9
8
1
0
31 30
Lch Data
20
19 18
9
8
1
0
31
Rch Data
31: MSB, 0:LSB
Figure 5. Mode 5 Timing
MS1146-E-03
2012/01
- 22 -
[AK4480]
LRCK
0
1
2
20
21
22
32
33
63
0
1
2
20
21
22
32
33
63
0
1
BICK(128fs)
SDATA
31 30
0
1
12 11 10
2
12
13
0
14
31 30
23
24
31
0
1
12
2
11 10
12
13
0
14
31
23
24
31
0
1
BICK(64fs)
SDATA
31 30
20 19 18
8
9
0
1
31 30
20
19 18
Lch Data
8
9
0
1
31
Rch Data
31: MSB, 0:LSB
Figure 6. Mode 6 Timing
LRCK
0
1
2
20
21
22
33
34
63
0
1
2
20
21
22
33
34
63
24
25
31
0
1
BICK(128fs)
SDATA
31
0
1
13 12 11
2
12
13
0
14
31
24
25
31
0
1
13
2
12 11
12
0
13
14
0
1
BICK(64fs)
SDATA
0
31
21 20 19
8
9
1
2
0
31
21
20 19
Lch Data
9
8
2
1
0
Rch Data
31: MSB, 0:LSB
Figure 7. Mode 7 Timing
[2] DSD Mode
In case of DSD mode, DIF2-0 pins and DIF2-0 bits are ignored. The frequency of DCLK is fixed to 64fs. DCKB bit can
invert the polarity of DCLK.
DCLK (64fs)
DCKB=1
DCLK (64fs)
DCKB=0
DSDL,DSDR
Normal
D0
DSDL,DSDR
Phase Modulation
D0
D1
D1
D2
D1
D2
D3
D2
D3
Figure 8. DSD Mode Timing
MS1146-E-03
2012/01
- 23 -
[AK4480]
[3] External Digital Filter Mode (EX DF I/F Mode)
DW indicates the number of BCK in one WCK cycle. The audio data is input by MCLK, BCK and WCK from the DINL
and DINR pins. Three formats are available (Table 16) by DIF2-0 bits setting. The data is latched on the rising edge of
BCK. The BCK and MCLK clocks must be the same frequency and must not burst. BCK and MCLK frequencies for each
sampling speed are shown in Table 15.
Sampling
Speed[kHz]
44.1(30~54)
44.1(30~54)
96(54~108)
96(54~108)
192(108~216)
192(108~216)
MCLK&BCK [MHz]
128fs
N/A
192fs
N/A
256fs
N/A
384fs
N/A
WCK
512fs
768fs
16fs
DW
16.9344
33.8688
N/A
N/A
11.2896
8fs
32
48
96
DW
24.576
36.864
N/A
N/A
N/A
N/A
8fs
32
48
DW
18.432
36.864
12.288
N/A
N/A
N/A
4fs
32
48
96
DW
24.576
36.864
N/A
N/A
N/A
N/A
4fs
32
48
DW
36.864
N/A
N/A
N/A
N/A
N/A
2fs
96
DW
Table 15. System Clock Example (EX DF I/F mode) (N/A: Not available)
22.5792
33.8688
32
N/A
48
ECS
0
(default)
1
0
1
0
1
Mode
DIF2
DIF1
DIF0
Input Format
0
0
0
0
16bit LSB justified
1
0
0
1
N/A
2
0
1
0
N/A
3
0
1
1
N/A
4
1
0
0
24bit LSB justified
5
1
0
1
32bit LSB justified (default)
6
1
1
0
N/A
7
1
1
1
N/A
Table 16. Audio Interface Format (EX DF I/F mode) (N/A: Not available)
MS1146-E-03
2012/01
- 24 -
[AK4480]
1/16fs or 1/8fs or 1/4fs or 1/2fs
WCK
0
1
8
9
10
11
16
17
26
27
28
29
30
31
0
1
BCK
DINL or
DINR
31
0
30
1
24 23
5
22
6
21
7
20
8
17
16
47
15
48
14
6
5
65
49
4
3
92
2
93
1
94
0
95
0
1
BCK
DINL or
DINR
Don’t care
0
1
Don’t care
5
6
7
Don’t care
8
23
24
31
17
25
2
3
44
45
1
46
0 Don’t care
47
0
1
BCK
DINL or
DINR
Don’t care
Don’t care
Don’t care
31
3
2
1
0
Don’t care
Figure 9. EX DF I/F Mode Timing
MS1146-E-03
2012/01
- 25 -
[AK4480]
■ D/A Conversion Mode Switching Timing
RSTN bit
≥4/fs
D/A Mode
PCM Mode
DSD Mode
≥0
D/A Data
PCM Data
DSD Data
Figure 10. D/A Mode Switching Timing (PCM to DSD)
RSTN bit
D/A Mode
DSD Mode
PCM Mode
≥4/fs
D/A Data
DSD Data
PCM Data
Figure 11. D/A Mode Switching Timing (DSD to PCM)
Note. The signal range is identified as 25% ~ 75% duty ratios in DSD mode. DSD signal must not go beyond this duty
range at the SACD format book (Scarlet Book).
■ De-emphasis Filter
A digital de-emphasis filter is available for 32kHz, 44.1kHz or 48kHz sampling rates (tc = 50/15µs). It is enabled and
disabled with DEM1-0 pins or DEM1-0 bits. In case of 256fs/384fs and 128fs/192fs, the digital de-emphasis filter is
always off. When DSD mode, DEM1-0 bits are ignored. The setting value is held even if PCM mode and DSD mode are
switched.
DEM1
0
0
1
1
DEM0
Mode
0
44.1kHz
1
OFF
(default)
0
48kHz
1
32kHz
Table 17. De-emphasis Control
■ Output Volume (PCM and DSD)
The AK4480 includes channel independent digital output volume control (ATT) with 255 levels at linear step including
MUTE. This volume control is in front of the DAC and it can attenuate the input data from 0dB to –48dB and mute. When
changing output levels, transitions are executed in soft change; thus no switching noise occurs during these transitions.
Transition Time
1 Level
255 to 0
Normal Speed Mode
4LRCK
1020LRCK
Double Speed Mode
8LRCK
2040LRCK
Quad Speed Mode
16LRCK
4080LRCK
DSD Mode
4LRCK
1020LRCK
Table 18. ATT Transition Time
Sampling Speed
MS1146-E-03
2012/01
- 26 -
[AK4480]
■ Zero Detection (PCM and DSD)
The AK4480 has channel-independent zero detect function. When the input data at each channel is continuously zeros for
8192 LRCK cycles, the DZF pin of each channel goes to “H”. The DZF pin of each channel immediately returns to “L” if
the input data of each channel is not zero after becoming “H”. When the RSTN bit is “0”, the DZF pins of both channels
become “H”. The DZF pins of both channels become “L” in 4 ~ 5/fs after RSTN bit returns to “1”. If DZFM bit is set to
“1”, the DZF pins of both channels go to “H” only when the input data for both channels are continuously zeros for 8192
LRCK cycles. The zero detect function can be disabled by setting the DZFE bit. In this case, DZF pins of both channels
are always “L”. The DZFB bit can invert the polarity of the DZF pin.
■ Mono Output (PSM, DSD, Ex DF I/F)
The AK4480 can select input/output for both output channels by setting the MONO bit and SELLR bit. This function is
available for any audio format.
MONO bit
0
0
1
1
SELLR bit
Lch Out
0
Lch In
1
Rch In
0
Lch In
1
Rch In
Table 19. MONO Mode Output Select
MS1146-E-03
Rch Out
Rch In
Lch In
Lch In
Rch In
2012/01
- 27 -
[AK4480]
■ Soft Mute Operation (PCM and DSD)
The soft mute operation is performed at digital domain. When the SMUTE pin goes to “H” or the SMUTE bit set to “1”,
the output signal is attenuated by −∞ during ATT_DATA × ATT transition time from the current ATT level. When the
SMUTE pin is returned to “L” or the SMUTE bit is returned to “0”, the mute is cancelled and the output attenuation
gradually changes to the ATT level during ATT_DATA × ATT transition time. If the soft mute is cancelled before
attenuating −∞ after starting the operation, the attenuation is discontinued and returned to ATT level by the same cycle.
The soft mute is effective for changing the signal source without stopping the signal transmission.
S M U T E pin or
S M U T E bit
(1)
(1)
AT T _Level
(3)
A ttenuation
-∞
GD
(2)
GD
(2)
AOUT
D ZF pin
(4)
8192/fs
Notes:
(1) ATT_DATA × ATT transition time. For example, this time is 1020LRCK cycles (1020/fs) at ATT_DATA=255 in
Normal Speed Mode.
(2) The analog output corresponding to the digital input has group delay (GD).
(3) If the soft mute is cancelled before attenuating −∞ after starting the operation, the attenuation is discontinued
and returned to ATT level by the same cycle.
(4) When the input data for each channel is continuously zeros for 8192 LRCK cycles, the DZF pin for each channel
goes to “H”. The DZF pin immediately returns to “L” if input data are not zero.
Figure 12. Soft Mute Function
■ System Reset
The AK4480 should be reset once by bringing the PDN pin = “L” upon power-up. The analog block exits power-down
mode by MCLK input and the digital block exits power-down mode after the internal counter counts MCLK for 4/fs.
MS1146-E-03
2012/01
- 28 -
[AK4480]
■ Power ON/OFF timing
The AK4480 is placed in power-down mode by bringing the PDN pin “L” and the registers are initialized. The analog
outputs are floating (Hi-Z). As some click noise occurs at the edge of the PDN signal, the analog output should be muted
externally if the click noise influences system application.
The AK4480 can be reset by setting RSTN bit to “0”. In this case, the registers are not initialized and the corresponding
analog outputs become AVDD/2 (typ). As some click noise occurs at the edge of RSTN signal, the analog output should
be muted externally if the click noise influences system application.
Power
PDN pin
(1)
Internal
State
Normal Operation
DAC In
(Digital)
“0”data
“0”data
GD
DAC Out
(Analog)
(3)
Reset
(2)
(4)
GD
(4)
(3)
(5)
Clock In
MCLK,LRCK,BICK
Don’t care
Don’t care
(7)
DZFL/DZFR
External
Mute
(6)
Mute ON
Mute ON
Notes:
(1) After AVDD and DVDD are powered-up, the PDN pin should be “L” for 150ns.
(2) The analog output corresponding to digital input has group delay (GD).
(3) Analog outputs are floating (Hi-Z) in power-down mode.
(4) Click noise occurs at the edge of PDN signal. This noise is output even if “0” data is input.
(5) MCLK, BICK and LRCK clocks can be stopped in power-down mode (PDN pin= “L”).
(6) Mute the analog output externally if click noise (3) adversely affect system performance
The timing example is shown in this figure.
(7) DZFL/R pins are “L” in the power-down mode (PDN pin = “L”). (DZFB bit = “0”)
Figure 13. Power-down/up Sequence Example
MS1146-E-03
2012/01
- 29 -
[AK4480]
■ Reset Function
(1) RESET by RSTN bit = “0”
When RSTN bit = “0”, the AK4480’s digital section is powered down but the internal register values are not initialized.
The analog outputs become VCML/R voltage and DZF pins of both channels become “H”. Figure 14 shows the example
of reset by RSTN bit.
RSTN bit
3~4/fs (6)
2~3/fs (6)
Internal
RSTN Timing
Internal
State
Normal Operation
P
D/A In
(Digital)
d
“0” data
(1)
D/A Out
(Analog)
Normal Operation
Digital Block
GD
GD
(3)
(2)
(3)
(1)
(4)
Clock In
Don’t care
MCLK, BICK, LRCK
2/fs(5)
DZFL/DZFR
Notes:
(1) The analog output corresponding to digital input has group delay (GD).
(2) The analog outputs are VCOM voltage when RSTN bit = “0”.
(3) Click noise occurs at the edges (“↑ ↓”) of the internal timing of RSTN bit.
This noise is output even if “0” data is input.
(4) The DZF pins become “H” when the RSTN bit is set to “0”, and return to “L” in 2/fs after the RSTN bit is changed
to “1”.
(5) There is a delay, 3 ~ 4/fs from RSTN bit “0” to the internal RSTN bit “0”, and 2 ~ 3/fs from RSTN bit “1”
to the internal RSTN bit “1”.
(6) Mute the analog output externally if click noise (3) or Hi-z output (2) influences system applications. The timing
example is shown in this figure.
Figure 14. Reset Sequence Example 1
MS1146-E-03
2012/01
- 30 -
[AK4480]
(2) RESET by MCLK or LRCK/WCK stop
The AK4480 is automatically placed in reset state when MCLK or LRCK is stopped during PCM mode (RSTN pin
=“H”), and the analog outputs become AVDD/2 (typ). When MCLK and LRCK are input again, the AK4480 exit reset
state and starts the operation. Zero detect function is not available when MCLK or LRCK is stopped. The AK4480 is set to
reset state automatically and the analog outputs become Hi-Z when MCLK is stopped in DSD mode, and when MCLK or
WCK is stopped in external digital filter mode.
AVDD pin
DVDD pin
PDN pin
(1)
Internal
State
Power-down
D/A In
(Digital)
Power-down
Normal Operation
Normal Operation
(3)
GD
D/A Out
(Analog)
Reset
(2)
GD
(4)
Hi-Z
VCOM
(2)
(4)
(4)
(5)
Clock In
MCLK or LRCK Stop
MCLK, LRCK
External
MUTE
(6)
(6)
(6)
Notes:
(1) After AVDD and DVDD are powered-up, the PDN pin should be “L” for 150ns.
(2) The analog output corresponding to digital input has group delay (GD).
(3) The digital data can be stopped. Click noise after MCLK or LRCK/WCK is input again can be reduced by
inputting “0” data during this period.
(4) Click noise occurs within 3 ∼ 4LRCK cycles from rising edge (↑ ) of PDN signal or MCLK inputs. This noise is
output even if “0” data is input.
(5) MCLK, BICK and LRCK/WCK clocks can be stopped in reset mode (MCLK or LRCK/WCK stopped).
(6) Mute the analog output externally if click noise (4) influences system applications. The timing example is shown
in this figure.
Figure 15. Reset sequence example 2
MS1146-E-03
2012/01
- 31 -
[AK4480]
■ Register Control Interface
Functions of the AK4480 can be controlled in parallel control mode (by pins) and serial control mode (by registers). In
parallel control mode, the register setting is ignored, and in serial control mode the pin settings are ignored. When the state
of the PSN pin is changed, the AK4480 should be reset by the PDN pin. The serial control interface is enabled by the PSN
pin = “L”. Internal registers may be written to through3-wire µP interface pins: CSN, CCLK and CDTI. The data on this
interface consists of Chip address (2-bits, C1/0), Read/Write (1-bit; fixed to “1”), Register address (MSB first, 5-bits) and
Control data (MSB first, 8-bits). The AK4480 latches the data on the rising edge of CCLK, so data should be clocked in on
the falling edge. The writing of data is valid when CSN “↑”. The clock speed of CCLK is 5MHz (max).
Function
Parallel Control Mode Serial Control Mode
Audio Format
Y
Y
Auto Setting Mode
Y
De-emphasis
Y
Y
SMUTE
Y
Y
DSD Mode
Y
EX DF I/F
Y
Zero Detection
Y
Sharp Roll Off Filter
Y
Y
Slow Roll Off Filter
Y
Minimum delay Filter
Y
Y
Digital Attenuator
Y
Table 20. Function List (Y: Available, -: Not available)
Setting the PDN pin to “L” resets the registers to their default values. In serial control mode, the internal timing circuit is
reset by the RSTN bit, but the registers are not initialized.
CSN
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
CCLK
CDTI
C1 C0 R/W A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
C1-C0: Chip Address (C1 bit =CAD1 pin, C0 bit =CAD0 pin)
R/W:
READ/WRITE (Fixed to “1”, Write only)
A4-A0: Register Address
D7-D0: Control Data
Figure 16. Control I/F Timing
* The AK4480 does not support the read command.
* When the AK4480 is in power down mode (PDN pin = “L”) or the MCLK is not provided, a writing into the control
registers is prohibited.
* The control data can not be written when the CCLK rising edge is 15 times and less or 17 times and more during CSN is
“L”.
MS1146-E-03
2012/01
- 32 -
[AK4480]
Function List
Function
Attenuation Level
Default
0dB
Bit
ATT7-0
PCM
Y
Y
-
Disable
16fs(fs=44.1kHz)
24bit MSB justified
Disable
Separated
Sharp roll-off filter
OFF
Normal Operation
PCM mode
512fs
Address
03H
04H
00H
00H
00H
01H
01H
01H
01H
01H
02H
02H
External Digital Filter I/F Mode
Ex DF I/F mode clock setting
Audio Data Interface Modes
Data Zero Detect Enable
Data Zero Detect Mode
Minimum delay Filter Enable
De-emphasis Response
Soft Mute Enable
DSD/PCM Mode Select
Master Clock Frequency Select at
DSD mode
MONO mode Stereo mode select
Inverting Enable of DZF
The data selection of L channel and
R channel
DSD
Ex DF I/F
EXDF
ESC
DIF2-0
DZFE
DZFM
SD
DEM1-0
SMUTE
DP
DCKS
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
-
-
Y
-
Stereo
“H” active
R channel
02H
02H
02H
MONO
DZFB
SELLR
Y
Y
Y
Y
Y
-
Y
Y
Y
-
(Y: Available, -: Not available)
Table 21. Function List
MS1146-E-03
2012/01
- 33 -
[AK4480]
■ Register Map
Addr
00H
01H
02H
03H
04H
05H
Register Name
Control 1
Control 2
Control 3
Lch ATT
Rch ATT
Control 4
D7
ACKS
DZFE
DP
ATT7
ATT7
INVL
D6
EXDF
DZFM
0
ATT6
ATT6
INVR
D5
ECS
SD
DCKS
ATT5
ATT5
0
D4
0
DFS1
DCKB
ATT4
ATT4
0
D3
DIF2
DFS0
MONO
ATT3
ATT3
0
D2
DIF1
DEM1
DZFB
ATT2
ATT2
0
D1
DIF0
DEM0
SELLR
ATT1
ATT1
0
D0
RSTN
SMUTE
SLOW
ATT0
ATT0
0
Notes:
Data must not be written into addresses from 06H to 1FH.
When the PDN pin goes to “L”, the registers are initialized to their default values.
When RSTN bit is set to “0”, only the internal timing is reset, and the registers are not initialized to their default
values.
When the state of the PSN pin is changed, the AK4480 should be reset by the PDN pin.
■ Register Definitions
Addr Register Name
00H Control 1
Default
D7
ACKS
0
D6
EXDF
0
D5
ECS
0
D4
0
0
D3
DIF2
0
D2
DIF1
1
D1
DIF0
0
D0
RSTN
1
RSTN: Internal Timing Reset
0: Reset. All registers are not initialized.
1: Normal Operation (default)
When internal clocks are changed, the AK4480 should be reset by the PDN pin or RSTN bit.
DIF2-0: Audio Data Interface Modes (Table 14)
Initial value is “010” (Mode 2: 24-bit MSB justified).
ECS: Ex DF I/F mode clock setting (Table 15)
0: BCK 32fs setting. MCLK, BCK are 512fs, 256fs and 128fs (default)
1: No BCK 32fs setting. MCLK, BCK are 768fs, 384fs and 192fs.
EXDF: External Digital Filter I/F Mode (PCM only)
0: Disable: Internal Digital Filter mode (default)
1: Enable: External Digital Filter mode
ACKS: Master Clock Frequency Auto Setting Mode Enable (PCM only)
0: Disable: Manual Setting Mode (default)
1: Enable: Auto Setting Mode
When ACKS bit is “1”, sampling frequency and MCLK frequency is detected automatically.
MS1146-E-03
2012/01
- 34 -
[AK4480]
Addr Register Name
01H Control 2
Default
D7
DZFE
0
D6
DZFM
0
D5
SD
1
D4
DFS1
0
D3
DFS0
0
D2
DEM1
0
D1
DEM0
1
D0
SMUTE
0
SMUTE: Soft Mute Enable
0: Normal Operation (default)
1: DAC outputs soft-muted.
DEM1-0: De-emphasis Response (Table 17)
Initial value is “01” (OFF).
SD:
Minimum delay Filter Enable
0: Sharp roll-off filter (default)
1: Minimum delay filter
SD
0
0
1
1
SLOW
Mode
0
Sharp roll-off filter
1
Slow roll-off filter
0
Minimum delay filter (default)
1
Reserved
Table 22. Digital Filter setting
DFS1-0:
Sampling Speed Control (Table 8)
The default is “00” (Normal Speed). A click noise occurs when switching DFS1-0 bits.
DZFM:
Data Zero Detect Mode
0: Channel Separated Mode (default)
1: Channel ANDed Mode
If the DZFM bit is set to “1”, the DZF pins of both channels become “H” only when the input data at both
channels are continuously zeros for 8192 LRCK cycles.
DZFE:
Data Zero Detect Enable
0: Disable (default)
1: Enable
Zero detect function can be disabled by DZFE bit “0”. In this case, the DZF pins of both channels are
always “L”.
MS1146-E-03
2012/01
- 35 -
[AK4480]
Addr Register Name
02H Control 3
Default
SLOW:
D7
DP
0
D6
0
0
D5
DCKS
0
D4
DCKB
0
D3
MONO
0
D2
DZFB
0
D1
SELLR
0
D0
SLOW
0
Slow Roll-off Filter Enable
0: (default)
1: Slow roll-off filter
SELLR: The data selection of L channel and R channel, when MONO mode
0: All channel output R channel data, when MONO mode. (default)
1: All channel output L channel data, when MONO mode.
In Mono mode, Rch’s date is output to both channels by setting SELLR bit = “0”, and Lch’s data is output
to both channels by setting SELLR bit = “1”. In Stereo mode, the output data of L and R channels are
switched their output ports by setting SELLR bit = “1”. (Table 19)
DZFB: Inverting Enable of DZF
0: DZF pin goes “H” at Zero Detection (default)
1: DZF pin goes “L” at Zero Detection
DZFB setting is valid regardless of the DZFE bit setting.
MONO: MONO mode Stereo mode select
0: Stereo mode (default)
1: MONO mode
When MONO bit is “1”, MONO mode is enabled.
DCKB: Polarity of DCLK (DSD Only)
0: DSD data is output from DCLK falling edge. (default)
1: DSD data is output from DCLK rising edge.
DCKS: Master Clock Frequency Select at DSD mode (DSD only)
0: 512fs (default)
1: 768fs
DP:
DSD/PCM Mode Select
0: PCM Mode (default)
1: DSD Mode
When D/P bit is changed, the AK4480 should be reset by RSTN bit.
Addr Register Name
03H Lch ATT
04H Rch ATT
Default
D7
ATT7
ATT7
1
D6
ATT6
ATT6
1
D5
ATT5
ATT5
1
D4
ATT4
ATT4
1
D3
ATT3
ATT3
1
D2
ATT2
ATT2
1
D1
ATT1
ATT1
1
D0
ATT0
ATT0
1
ATT7-0: Attenuation Level
ATT = 20 log10 (ATT_DATA / 255) [dB]
FFH: 0dB (default)
00H: Mute
MS1146-E-03
2012/01
- 36 -
[AK4480]
Addr Register Name
05H Control 4
Default
D7
INVL
0
INVR:
AOUTR Output Phase Invert
0: Disable (default)
1: Enable
INVL:
AOUTL Output Phase Invert
0: Disable (default)
1: Enable
D6
INVR
0
D5
0
0
MS1146-E-03
D4
0
0
D3
0
0
D2
0
0
D1
0
0
D0
0
0
2012/01
- 37 -
[AK4480]
SYSTEM DESIGN
Figure 17 shows the system connection diagram. Figure 19, Figure 20 and Figure 21 show the analog output circuit
examples. An evaluation board (AKD4480) demonstrates the optimum layout, power supply arrangements and
measurement results.
Digital 5.0V
MicroController
Rch Out
Digital
Ground
LRCK
30
CAD0
SDATA
29
3
CCLK
B ICK
28
4
CDTI
PDN
27
5
CAD1
DV DD
26
1
CSN
2
DSP
Rch
Mute
Rch
LPF
10u
+
+
0.1u
10u
0.1u
VSS 4
25
MCLK
24
AV DD
23
VS S3
22
10 AOUTRP
AO UTLP
21
11
AOUTRN
AOUTLN
20
12
VSS1
VS S2
19
13
VDDR
VDDL 18
14
VRE FHR
VREFHL 17
15
VRE FLR
V REFLL 16
6
DZFL
7
DIF2
8
PSN
9
DZFR
AK4480
Top
View
+
0.1u
10u
+
0.1u
10u
Lch
LPF
0.1u
10u
+
+
0.1u
10u
Lch
Mute
Lch Out
Analog 5.0V
Analog
Ground
+
Electrolytic Capacitor
Ceramic Capacitor
Notes:
- Power lines of AVDD and DVDD should be distributed separately from regulators with keeping low impedance.
- VSS1/2/3/4 must be connected to the same analog ground plane.
- When AOUT drives a capacitive load, some resistance should be added in series between AOUT and the
capacitive load.
- All input pins except pull-down/pull-up pins should not be allowed to float.
Figure 17. Typical Connection Diagram (AVDD=5V, DVDD=5V, Serial Control Mode)
MS1146-E-03
2012/01
- 38 -
[AK4480]
Analog Ground
Digital Ground
System
Controller
1
SMUTE/CSN
2
SD/CAD0
LRCK
30
SDATA
3
29
DEM0/CCLK
BICK
28
4
DEM1/CDTI
PDN
27
5
DIF0/CAD1
DVDD
26
6
DIF1/DZFL
VSS4
25
7
DIF2
MCLK
24
8
PSN
AVDD
23
9
ACKS/DZFR
VSS3
22
10
AOUTRP
AOUTLP
21
11
AOUTRN
AOUTLN
20
12
VSS1
VSS2
19
13
VDRR
VDDL
18
14
VREFHR
VREFHL
17
15
VREFLR
VREFLL
16
AK4480
Figure 18. Ground Layout
1. Grounding and Power Supply Decoupling
To minimize coupling by digital noise, decoupling capacitors should be connected to AVDD, VDDL/R and DVDD
respectively. AVDD and VDDL/R are supplied from analog supply in system and DVDD is supplied from digital supply in
system. Power lines of AVDD, VDDL/R and DVDD should be distributed separately from regulators with keeping low
impedance. The power up sequence between AVDD, VDDL/R and DVDD is not critical. VSS1-4 must be connected
to the same analog ground plane. Decoupling capacitors for high frequency should be placed as near as possible to
the supply pin.
2. Voltage Reference
The differential voltage between VREFHL/R and VREFLL/R sets the analog output range. The VREFHL/R pin is
normally connected to AVDD, and the VREFLL/R pin is normally connected to VSS1/2/3. VREFHL/R and VREFLL/R
should be connected with a 0.1µF ceramic capacitor as near as possible to the pin to eliminate the effects of high frequency
noise. No load current may be drawn from VCML/R pin. All signals, especially clocks, should be kept away from the
VREFHL/R and VREFLL/R pins in order to avoid unwanted noise coupling into the AK4480.
3. Analog Outputs
The analog outputs are full differential outputs and 2.4Vpp (typ, VREFHL/R − VREFLL/R = 5V) centered around
AVDD/2. The differential outputs are summed externally, VAOUT = (AOUT+) − (AOUT−) between AOUT+ and AOUT−.
If the summing gain is 1, the output range is 5.6Vpp (typ, VREFHL/R − VREFLL/R = 5V). The bias voltage of the external
summing circuit is supplied externally. The input data format is 2's complement. The output voltage (VAOUT) is a positive
full scale for 7FFFFFH (@24bit) and a negative full scale for 800000H (@24bit). The ideal VAOUT is 0V for
000000H(@24bit).
The internal switched-capacitor filters attenuate the noise generated by the delta-sigma modulator beyond the audio
passband. Figure 19 shows an example of external LPF circuit summing the differential outputs by an op-amp.
Figure 20 shows an example of differential outputs and LPF circuit example by three op-amps.
MS1146-E-03
2012/01
- 39 -
[AK4480]
AK4480
3.9k
AOUT-
4.7k
150
470p
+Vop
3.9n
3.9k
AOUT+
4.7k
Analog
Out
150
470p
-Vop
Figure 19. External LPF Circuit Example 1 for PCM (fc = 99.0kHz, Q=0.680)
Frequency Response
Gain
20kHz
−0.036dB
40kHz
−0.225dB
80kHz
−1.855dB
Table 23. Frequency Response of External LPF Circuit Example 1 for PCM
+15
3.3n
+
AOUTL- +
10k
330
180
0.1u
7
3
2 +
4
3.9n
-15
10u
6
NJM5534D
+
10u
0.1u
620
620
3.3n
+
100u
3.9n
100
6
Lch
1.0n NJM5534D
10u
6
NJM5534D
1.2k
330
2 - 4
+
3
7
0.1u
7
3
+
2 4
+
10k
AOUTL+
180
+10u
1.0n
1.2k
680
0.1u
560
560
100u
680
+
0.1u
10u
+
10u
0.1u
Figure 20. External LPF Circuit Example 2 for PCM
1st Stage
2nd Stage
Total
Cut-off Frequency
182kHz
284kHz
Q
0.637
Gain
+3.9dB
-0.88dB
+3.02dB
20kHz
-0.025
-0.021
-0.046dB
Frequency
40kHz
-0.106
-0.085
-0.191dB
Response
80kHz
-0.517
-0.331
-0.848dB
Table 24. Frequency Response of External LPF Circuit Example 2 for PCM
MS1146-E-03
2012/01
- 40 -
[AK4480]
It is recommended in SACD format book (the Scarlet Book) that the filter response at SACD playback is an analog low
pass filter with a cut-off frequency of maximum 50kHz and a slope of minimum -30dB/Oct. The AK4480 can achieve this
filter response by combination of the internal filter (Table 25) and an external filter (Figure 21).
Frequency
Gain
20kHz
−0.4dB
50kHz
−2.8dB
100kHz
−15.5dB
Table 25. Internal Filter Response at DSD Mode
2.0k
AOUT-
1.8k
4.3k
1.0k
270p
2.4Vpp
2200p
2.0k
+Vop
3300p
1.8k
1.0k
AOUT+
+
2.4Vpp
4.3k
270p
Analog
Out
5.42Vp p
-Vop
Figure 21. External 3rd Order LPF Circuit Example for DSD
Frequency
Gain
20kHz
−0.05dB
50kHz
−0.51dB
100kHz
−16.8dB
DC gain = 1.07dB
Table 26. 3rd Order LPF (Figure 21) Response
MS1146-E-03
2012/01
- 41 -
[AK4480]
PACKAGE
30pin VSOP (Unit: mm)
1.5MAX
*9.7±0.1
0.3
30
16
15
1
0.22±0.1
7.6±0.2
5.6±0.1
A
0.15 +0.10
-0.05
0.65
0.12 M
0.45±0.2
+0.10
0.08
0.10 -0.05
1.2±0.10
Detail A
NOTE: Dimension "*" does not include mold flash.
■ Material & Lead finish
Package molding compound:
Lead frame material:
Lead frame surface treatment:
Epoxy, Halogen (bromine and chlorine) free
Cu
Solder (Pb free) plate
MS1146-E-03
2012/01
- 42 -
[AK4480]
MARKING
AK4480EF
XXXXXXXXX
1) Pin #1 indication
2) AKM Logo
3) Date Code: XXXXXXX(7 digits)
4) Marking Code: AK4480
5) Audio 4 pro Logo
REVISION HISTORY
Date (Y/M/D)
10/01/28
10/02/17
Revision
00
01
Reason
First Edition
Error
Correction
Page
Contents
3, 4
Pin No.9 was changed.
TST2/DZFR pin → ACKS/DZFR pin
OPERATION OVERVIEW
■ System Clock/[1] PCM Mode
(1) Parallel Mode, 1. Manual Setting Mode
Descriptions about the DFS0 pin were deleted.
Table 3 was deleted.
Table 4 and descriptions were added.
2. Auto Setting Mode
Descriptions about the DFS0 pin were deleted.
(2) Serial Mode, 2. Auto Setting Mode
Table 12: ACKS pin → ACKS bit
■ Register Definitions
The description of SELLR was changed.
■ Register Map
Write prohibited address: “05H to 1FH” → “06H to 1FH”
17
18
20
11/11/01
02
12/01/12
03
Error
Correction
Error
Correction
36
34
MS1146-E-03
2012/01
- 43 -
[AK4480]
IMPORTANT NOTICE
z These products and their specifications are subject to change without notice.
When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei
Microdevices Corporation (AKM) or authorized distributors as to current status of the products.
z Descriptions of external circuits, application circuits, software and other related information contained in this
document are provided only to illustrate the operation and application examples of the semiconductor products. You
are fully responsible for the incorporation of these external circuits, application circuits, software and other related
information in the design of your equipments. AKM assumes no responsibility for any losses incurred by you or third
parties arising from the use of these information herein. AKM assumes no liability for infringement of any patent,
intellectual property, or other rights in the application or use of such information contained herein.
z Any export of these products, or devices or systems containing them, may require an export license or other official
approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange,
or strategic materials.
z AKM products are neither intended nor authorized for use as critical componentsNote1) in any safety, life support, or
other hazard related device or systemNote2), and AKM assumes no responsibility for such use, except for the use
approved with the express written consent by Representative Director of AKM. As used here:
Note1) A critical component is one whose failure to function or perform may reasonably be expected to result,
whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and
which must therefore meet very high standards of performance and reliability.
Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or
for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform
may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
z It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise places
the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer
or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all
claims arising from the use of said product in the absence of such notification.
MS1146-E-03
2012/01
- 44 -