Product Specification PE4272 SPDT Broadband UltraCMOS™ DC – 3 GHz RF Switch Product Description The PE4272 RF Switch is designed for the TV tuner, PCTV, set top box, DTV, DVR and general broadband applications. This device offers industry leading broadband linearity, 1.5 kV ESD tolerance and a simple CMOS interface. The device offers a simple alternative solution to pin diode and mechanical relay switches. Features The PE4272 SPDT High Power RF Switch is manufactured on Peregrine’s UltraCMOS™ process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS. • Isolation of 43 dB at 1000 MHz, 33.5 dB • High ESD tolerance of 1.5 kV • Single-pin CMOS logic control • Low insertion loss: 0.5 dB at 1000 MHz, 0.6 dB at 2000 MHz at 2000 MHz • Typical input 1 dB compression point of +32 dBm • Small 8-lead MSOP package Figure 1. Functional Diagram RFC Figure 2. Package Type 8-lead MSOP RF1 RF2 CMOS Control Driver VDD CTRL Table 1. Electrical Specifications @ +25 °C, VDD = 3 V (ZS = ZL = 75 Ω) Parameter Operation Frequency 1 Conditions Min Typ Max DC – 3000 Units MHz 0.5 0.6 0.6 0.7 Insertion Loss 1000 MHz 2000 MHz Isolation – RFC to RF1/RF2 1000 MHz 2000 MHz 41 31.5 43 33.5 dB Isolation – RF1 to RF2 1000 MHz 2000 MHz 41 32 43 34 dB Return Loss 1000 MHz 2000 MHz 19.5 16 dB ‘ON’ Switching Time 50% CTRL to 0.1 dB final value, 2 GHz 500 1000 ns ‘OFF’ Switching Time3 50% CTRL to 25 dB isolation, 2 GHz 500 1000 ns 3 Video Feedthrough2,3 Input 1 dB Compression3 1000 MHz Input IP33 1000 MHz, 20 dBm input power Notes: 30 dB <3 mVpp 32 dBm 52 dBm 1. Device linearity will begin to degrade below 5 MHz. 2. Measured with a 1 ns risetime, 0/3 V pulse and 500 MHz bandwidth. 3. Measured in a 50 Ω system. Document No. 70-0173-03 │ www.psemi.com ©2005 Peregrine Semiconductor Corp. All rights reserved. Page 1 of 11 PE4272 Product Specification Figure 3. Pin Configuration (Top View) Table 4. Absolute Maximum Ratings Symbol VDD VDD 1 8 CTRL 2 7 Power supply voltage Min Max Units -0.3 4.0 V V RF1 GND 4272 VI Voltage on any input -0.3 VDD+ 0.3 TST Storage temperature range -65 150 °C Input power (50 Ω) 34 dBm 1500 V GND 3 6 GND PIN RFC 4 5 RF2 VESD ESD voltage (HBM, ML_STD 883 Method 3015.7) Absolute Maximum Ratings are those values listed in the above table. Exceeding these values may cause permanent device damage. Functional operation should be restricted to the limits in the Operating Ranges table. Exposure to absolute maximum ratings for extended periods may affect device reliability. Table 2. Pin Descriptions Pin No. Pin Name 1 VDD 2 CTRL CMOS logic level: High = RFC to RF1 signal path Low = RFC to RF2 signal path 3 GND Ground connection. Traces should be physically short and connected to ground plane for best performance. 4 RFC RF Common port.4 5 RF2 RF2 port.4 6 GND 7 GND 8 RF1 Note: Parameter/Conditions Description Nominal +3 V supply connection. Latch-Up Avoidance Unlike conventional CMOS devices, UltraCMOS™ devices are immune to latch-up. Electrostatic Discharge (ESD) Precautions Ground Connection. Traces should be physically short and connected to ground plane for best performance. Ground Connection. Traces should be physically short and connected to ground plane for best performance. RF1 port.4 When handling this UltraCMOS™ device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in Table 4. 4. All RF pins must be DC blocked with an external series capacitor or held at 0 VDC. Table 3. Operating Ranges Parameter Min Typ Max Units VDD Power Supply Voltage 2.7 3.0 3.3 V 8 20 µA 85 °C IDD Power Supply Current (VDD = 3 V, CTRL = 3 V) Operating temperature range Control Voltage High Control Voltage Low -40 0.7xVDD V 0.3xVDD ©2005 Peregrine Semiconductor Corp. All rights reserved. Page 2 of 11 V Document No. 70-0173-03 │ UltraCMOS™ RFIC Solutions PE4272 Product Specification Table 5. Single-pin Control Logic Truth Table Control Voltages Signal Path Pin 1 (VDD) = VDD Pin 2 (CTRL) = High RFC to RF1 Pin 1 (VDD) = VDD Pin 2 (CTRL) = Low RFC to RF2 Table 6. Complementary-pin Control Logic Truth Table Control Voltages Signal Path Pin 1 (VDD) = Low Pin 2 (CTRL) = High RFC to RF1 Pin 1 (VDD) = High Pin 2 (CTRL) = Low RFC to RF2 Document No. 70-0173-03 │ www.psemi.com Control Logic Input The PE4272 is a versatile RF CMOS switch that supports two operating control modes; single-pin control mode and complementary-pin control mode. Single-pin control mode enables the switch to operate with a single control pin (pin 2) supporting a +3-volt CMOS logic input, and requires a dedicated +3-volt power supply connection (pin 1). This mode of operation reduces the number of control lines required and simplifies the switch control interface typically derived from a CMOS µProcessor I/O port. Complementary-pin control mode allows the switch to operate using complementary control pins CTRL and VDD (pins 2 & 1), that can be directly driven by +3-volt CMOS logic or a suitable µProcessor I/O port. This enables the PE4272 to operate in positive control voltage mode within the PE4272 operating limits. ©2005 Peregrine Semiconductor Corp. All rights reserved. Page 3 of 11 PE4272 Product Specification Evaluation Kit The SPDT Switch Evaluation Kit board was designed to ease customer evaluation of the PE4272 SPDT switch. The RF common port is connected through a 75 Ω transmission line to the bottom F connector, J2. Port 1 and Port 2 are connected through 75 Ω transmission lines to two F connectors on either side of the board, J1 and J3. A through transmission line connects F connectors J4 and J5. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated. Figure 4. Evaluation Board Layouts Peregrine specification 101/0243 The board is constructed of a two metal layer FR4 material with a total thickness of 0.031”. The bottom layer provides ground for the RF transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 0.021”, trace gaps of 0.030”, dielectric thickness of 0.028”, copper thickness of 0.0021” and εr of 4.3. J6 provides a means for controlling the DC inputs to the device. The lower right pin (J6-2) is connected to the device CTRL input. The upper right pin (J6-1) is connected to the device VDD input. Footprints for decoupling capacitors are provided on both CTRL and VDD traces. It is the responsibility of the customer to determine proper supply decoupling for their design application. Removing these components from the evaluation board has not been shown to degrade RF performance. ©2005 Peregrine Semiconductor Corp. All rights reserved. Page 4 of 11 Figure 5. Evaluation Board Schematic Peregrine specification 102/0309 Document No. 70-0173-03 │ UltraCMOS™ RFIC Solutions PE4272 Product Specification Typical Performance Data Figure 6. Insertion Loss: RFC-RF1 @ 25 °C Figure 7. Insertion Loss: RFC-RF1 @ 3 V Figure 8. Insertion Loss: RFC-RF2 @ 25 °C Figure 9. Insertion Loss: RFC-RF2 @ 3 V Document No. 70-0173-03 │ www.psemi.com ©2005 Peregrine Semiconductor Corp. All rights reserved. Page 5 of 11 PE4272 Product Specification Typical Performance Data Figure 10. Isolation: RFC-RF1 @ 25 °C Figure 11. Isolation: RFC-RF1 @ 3 V Figure 12. Isolation: RFC-RF2 @ 25 °C Figure 13. Isolation: RFC-RF2 @ 3 V ©2005 Peregrine Semiconductor Corp. All rights reserved. Page 6 of 11 Document No. 70-0173-03 │ UltraCMOS™ RFIC Solutions PE4272 Product Specification Typical Performance Data Figure 14. Isolation: RF1-RF2 @ 25 °C Figure 15. Isolation: RF1-RF2 @ 3 V Figure 16. Return Loss: RFC-RF1 @ 25 °C Figure 17. Return Loss: RFC-RF1 @ 3 V Document No. 70-0173-03 │ www.psemi.com ©2005 Peregrine Semiconductor Corp. All rights reserved. Page 7 of 11 PE4272 Product Specification Typical Performance Data Figure 18. Return Loss: RFC-RF2 @ 25 °C Figure 19. Return Loss RFC-RF2 @ 3 V Figure 20. Return Loss: RFC-RF1/RF2 @ 25 °C Figure 21. Return Loss: RFC-RF1/RF2 @ 3 V ©2005 Peregrine Semiconductor Corp. All rights reserved. Page 8 of 11 Document No. 70-0173-03 │ UltraCMOS™ RFIC Solutions PE4272 Product Specification Figure 22. Package Drawing 8-lead MSOP TOP VIEW 0.65BSC .525BSC 8 7 6 12o REF 5 R 0.90 MIN 2.45±0.10 2X R 0.90 MIN GAGE PLANE 3.00±0.10 0o 0.25 6o 12o REF 0.55 ±0.15 0.51±0.13 -B- 0.51±0.13 1 2 3 4 2.95±0.10 .25 0.95 BSC A B C -C0.86±0.08 2.95±0.10 1.10 MAX -A0.10 +0.07 0.33 -0.08 A 0.08 A B C 0.10±0.05 3.00±0.10 4.90±0.15 3.00±0.10 FRONT VIEW Document No. 70-0173-03 │ www.psemi.com SIDE VIEW ©2005 Peregrine Semiconductor Corp. All rights reserved. Page 9 of 11 PE4272 Product Specification Figure 23. Tape and Reel Specifications 8-lead MSOP Pin1 Table 7. Ordering Information Order Code Part Marking Description Package Shipping Method 4272-01 4272 PE4272-08MSOP-50A 8-lead MSOP 50 units / Tube 4272-02 4272 PE4272-08MSOP-2000C 8-lead MSOP 2000 units / T&R 4272-00 PE4272-EK PE4272-08MSOP-EK Evaluation Kit 1 / Box 4272-51 4272 PE4272G-08MSOP-50A Green 8-lead MSOP 50 units / Tube 4272-52 4272 PE4272G-08MSOP-2000C Green 8-lead MSOP 2000 units / T&R ©2005 Peregrine Semiconductor Corp. All rights reserved. Page 10 of 11 Document No. 70-0173-03 │ UltraCMOS™ RFIC Solutions PE4272 Product Specification Sales Offices The Americas North Asia Pacific Peregrine Semiconductor Corporation Peregrine Semiconductor K.K. 9450 Carroll Park Drive San Diego, CA 92121 Tel 858-731-9400 Fax 858-731-9499 5A-5, 5F Imperial Tower 1-1-1 Uchisaiwaicho, Chiyoda-ku Tokyo 100-0011 Japan Tel: +81-3-3502-5211 Fax: +81-3-3502-5213 Europe Peregrine Semiconductor, Korea Peregrine Semiconductor Europe #B-2402, Kolon Tripolis, #210 Geumgok-dong, Bundang-gu, Seongnam-si Gyeonggi-do, 463-480 S. Korea Tel: +82-31-728-4300 Fax: +82-31-728-4305 Bâtiment Maine 13-15 rue des Quatre Vents F- 92380 Garches, France Tel: +33-1-47-41-91-73 Fax : +33-1-47-41-91-73 South Asia Pacific Space and Defense Products Peregrine Semiconductor, China Americas: Tel: 505-881-0438 Fax: 505-881-0443 Europe, Asia Pacific: 180 Rue Jean de Guiramand 13852 Aix-En-Provence cedex 3, France Tel: +33(0) 4 4239 3361 Fax: +33(0) 4 4239 7227 Shanghai, 200040, P.R. China Tel: +86-21-5836-8276 Fax: +86-21-5836-7652 For a list of representatives in your area, please refer to our Web site at: www.psemi.com Data Sheet Identification Advance Information The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a DCN (Document Change Notice). Document No. 70-0173-03 │ www.psemi.com The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user’s own risk. No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party. Peregrine’s products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications. The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS and HaRP are trademarks of Peregrine Semiconductor Corp. ©2005 Peregrine Semiconductor Corp. All rights reserved. Page 11 of 11