PRELIMINARY DATA SHEET 128M bits SDRAM WTR (Wide Temperature Range) EDS12322GBH-TT (4M words × 32 bits) Specifications Features • Density: 128M bits • Organization 1M words × 32 bits × 4 banks • Package: 90-ball FBGA Lead-free (RoHS compliant) and Halogen-free • Power supply: VDD, VDDQ = 1.8V ± 0.1V • Clock frequency: 166MHz/133MHz (max.) • 1KB page size Row address: A0 to A11 Column address: A0 to A7 • Four internal banks for concurrent operation • Interface: LVCMOS • Burst lengths (BL): 1, 2, 4, 8, full page • Burst type (BT): Sequential (1, 2, 4, 8, full page) Interleave (1, 2, 4, 8) • /CAS Latency (CL): 3 • Precharge: auto precharge option for each burst access • Driver strength: half, quarter • Refresh: auto-refresh, self-refresh • Refresh cycles: 4096 refresh cycles/64ms • Operating ambient temperature range TA = –20°C to +85°C • ×32 organization • Single pulsed /RAS • Burst read/write operation and burst read/single write operation capability • Byte control by DQM • Wide temperature range TA = –20°C to +85°C Ordering Information Part number Organization (words × bits) Internal Banks Clock frequency MHz (max.) /CAS latency Package EDS12322GBH-6DTT-F 4M × 32 4 166 3 90-ball FBGA EDS12322GBH-7BTT-F 133 Document No. E1347E20 (Ver. 2.0) Date Published December 2008 (K) Japan Printed in Japan URL: http://www.elpida.com Elpida Memory, Inc. 2008 EDS12322GBH-TT Part Number E D S 12 32 2 G BH - 6D TT - F Elpida Memory Environment Code F: Lead Free (RoHS Compliant) and Halogen Free Type D: Monolithic Device Spec Detail TT: WTR (−20°C to +85°C) Product Family S: SDRAM Speed 6D: 166MHz/CL3 7B: 133MHz/CL3 Density / Bank 12: 128Mb/4-bank Organization 32: x32 Power Suply, Interface 2: 1.8V, LVCMOS Package BH: FBGA Die Rev. Preliminary Data Sheet E1347E20 (Ver. 2.0) 2 EDS12322GBH-TT Pin Configurations /xxx indicates active low signal. 90-ball FBGA 1 2 3 4 5 6 7 8 9 A DQ26 DQ24 VSS VDD DQ23 DQ21 DQ28 VDDQ VSSQ VDDQ VSSQ DQ19 VSSQ DQ27 DQ25 DQ22 DQ20 VDDQ VSSQ DQ29 DQ30 DQ17 DQ18 VDDQ B C D E VDDQ DQ31 NC NC DQ16 VSSQ VSS DQM3 A3 A2 DQM2 VDD F G A4 A5 A6 A10 A0 A1 A7 A8 NC NC BA1 A11 CLK CKE A9 BA0 /CS /RAS DQM1 NC NC /CAS /WE DQM0 VSS VDD DQ7 VSSQ VSSQ DQ10 DQ9 DQ6 DQ5 VDDQ VSSQ DQ12 DQ14 DQ1 DQ3 VDDQ H J K L VDDQ DQ8 M N P DQ11 VDDQ VSSQ VDDQ VSSQ DQ4 R DQ13 DQ15 VSS VDD DQ0 DQ2 (Top view) Pin name Function Pin name Function A0 to A11 Address inputs CLK Clock input BA0, BA1 Bank select address CKE Clock enable DQ0 to DQ31 Data-input/output VDD Power for internal circuit /CS Chip select VSS Ground for internal circuit /RAS Row address strobe VDDQ Power for DQ circuit /CAS Column address strobe VSSQ Ground for DQ circuit /WE Write enable NC No connection DQM0 to DQM3 DQ mask enable Preliminary Data Sheet E1347E20 (Ver. 2.0) 3 EDS12322GBH-TT CONTENTS Specifications.................................................................................................................................................1 Features.........................................................................................................................................................1 Ordering Information......................................................................................................................................1 Part Number ..................................................................................................................................................2 Pin Configurations .........................................................................................................................................3 Electrical Specifications.................................................................................................................................5 Block Diagram ...............................................................................................................................................9 Pin Function.................................................................................................................................................10 Command Operation ...................................................................................................................................12 Simplified State Diagram .............................................................................................................................21 Mode Register and Extended Mode Register Configuration.......................................................................22 Power-up sequence.....................................................................................................................................24 Operation of the SDRAM.............................................................................................................................25 Timing Waveforms.......................................................................................................................................41 Package Drawing ........................................................................................................................................48 Recommended Soldering Conditions..........................................................................................................49 Preliminary Data Sheet E1347E20 (Ver. 2.0) 4 EDS12322GBH-TT Electrical Specifications • All voltages are referenced to VSS (GND). • After power up, execute power up sequence and initialization sequence before proper device operation is achieved (refer to the Power up sequence). Absolute Maximum Ratings Parameter Symbol Rating Unit Voltage on any pin relative to VSS VT –0.5 to VDD +0.3 (≤ 2.4 max.) V Supply voltage relative to VSS VDD –0.5 to +2.4 V Short circuit output current IOS 50 mA Power dissipation PD 1.0 W Operating ambient temperature TA –20 to +85 °C Storage temperature Tstg –55 to +125 °C Note Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Recommended DC Operating Conditions (TA = –20°C to +85°C) Parameter Symbol min. max. Unit Notes Supply voltage VDD, VDDQ 1.7 1.9 V 1 VSS, VSSQ 0 0 V 2 Input high voltage VIH 0.8 × VDD VDD + 0.3 V 3 Input low voltage VIL –0.3 0.3 V 4 Notes: 1. 2. 3. 4. The supply voltage with all VDD and VDDQ pins must be on the same level. The supply voltage with all VSS and VSSQ pins must be on the same level. The peak of VIH = VDD + 0.5V (pulse width at VIH (max.) ≤ 3ns). The bottom of VIL = VSS – 1.0V (pulse width at VIL (min.) ≤ 3ns). Preliminary Data Sheet E1347E20 (Ver. 2.0) 5 EDS12322GBH-TT DC Characteristics 1 (TA = –20°C to +85°C, VDD, VDDQ = 1.7V to 1.9V, VSS, VSSQ = 0V) Parameter /CAS latency Symbol Grade max. Unit Operating current IDD1 -6D -7B 55 50 mA Standby current in power down IDD2P 0.8 mA Standby current in power down (input signal stable) IDD2PS 0.6 mA Standby current in non power down IDD2N 5.0 4.0 mA Standby current in non power down (input signal stable) IDD2NS 2.0 mA Active standby current in power down IDD3P 3.0 mA Active standby current in power down (input signal stable) IDD3PS 2.0 mA Active standby current in non power down IDD3N 10 mA Active standby current in non power down IDD3NS (input signal stable) 7.0 mA 100 85 mA tCK = tCK (min.), BL = 4 1, 2, 5 3 -6D -7B -6D -7B Test condition Burst length = 1, tRC = tRC (min.) CKE ≤ VIL (max.), tCK = tCK (min.) CKE ≤ VIL (max.), tCK = ∞ CKE, /CS ≥ VIH (min.), tCK = tCK (min.) CKE ≥ VIH (min.), tCK = ∞ CKE ≤ VIL (max.), tCK = tCK (min.) CKE ≤ VIL (max.), tCK = ∞ CKE, /CS ≥ VIH (min.), tCK = tCK (min.) CKE ≥ VIH (min.), tCK = ∞ Burst operating current IDD4 Refresh current IDD5 50 mA tRFC = tRFC (min.) Self-refresh current IDD6 3.0 mA CKE ≤ VIL (max.) Notes 1, 2, 3 6 7 4 8 1, 2, 6 2, 7 1, 2, 4 2, 8 Notes: 1. IDD depends on output load condition when the device is selected. IDD (max.) is specified at the output open condition. 2. One bank operation. 3. Input signals are changed once per one clock. 4. Input signals are changed once per two clocks. 5. Input signals are changed once per four clocks. 6. After power down mode, CLK operating current. 7. After power down mode, no CLK operating current. 8. Input signals are VIH or VIL fixed. Preliminary Data Sheet E1347E20 (Ver. 2.0) 6 EDS12322GBH-TT DC Characteristics 2 (TA = –20°C to +85°C, VDD, VDDQ = 1.7V to 1.9V, VSS, VSSQ = 0V) Parameter Symbol min. max. Unit Test condition Input leakage current ILI –2.0 2.0 µA 0 ≤ VIN ≤ VDD Notes Output leakage current ILO –1.5 1.5 µA 0 ≤ VOUT ≤ VDD, DQ = disable Output high voltage VOH VDD – 0.2 — V IOH = –0.1mA Output low voltage VOL — 0.2 V IOL = 0.1mA Pin Capacitance (TA = 25°C, VDD, VDDQ = 1.7V to 1.9V) Parameter Symbol Pins min. typ. max. Unit Notes Input capacitance CI1 CLK 1.5 — 4.0 pF 1, 2, 4 CI2 Address, CKE, /CS, /RAS, /CAS, /WE, 1.5 DQM — 4.0 pF 1, 2, 4 CI/O DQ — 5.0 pF 1, 2, 3, 4 Data input/output capacitance Notes: 1. 2. 3. 4. 2.0 Capacitance measured with Boonton Meter or effective capacitance measuring method. Measurement condition: f = 1MHz, 0.5 × VDDQ, 200mV swing. DQM = VIH to disable DOUT. This parameter is sampled and not 100% tested. Preliminary Data Sheet E1347E20 (Ver. 2.0) 7 EDS12322GBH-TT AC Characteristics (TA = –20°C to +85°C, VDD, VDDQ = 1.7V to 1.9V, VSS, VSSQ = 0V) -6D -7B Parameter Symbol min. max. min. max. Unit Notes System clock cycle time tCK 6 — 7.5 — ns 1 CLK high pulse width tCH 2.5 — 2.5 — ns 1, 5 CLK low pulse width tCL 2.5 — 2.5 — ns 1, 5 Access time from CLK tAC — 5.4 — 6.0 ns 1, 2, 5 Data-out hold time tOH 2.5 — 2.5 — ns 1, 2, 5 CLK to Data-out low impedance tLZ 0 — 0 — ns 1, 2, 3, 5 CLK to Data-out high impedance tHZ — 5.4 — 6.0 ns 1, 4 Input setup time tSI 1.5 — 1.5 — ns 1, 5 Input hold time tHI 0.8 — 0.8 — ns 1, 5 Active to Ref/Active command period tRC 67.5 — 67.5 — ns 1 Refresh to Ref/Active command period tRFC 80 — 80 — ns 1 Self-refresh exit to Ref/Active command period tSREX 120 — 120 — ns 1 Active to Precharge command period tRAS 45 120000 45 120000 ns 1 Active command to column command (same bank) tRCD 18 — 22.5 — ns 1 Precharge to active command period tRP 18 — 22.5 — ns 1 Write recovery or data-in to precharge lead time tDPL 15 — 15 — ns 1 Last data into active latency tDAL 2CLK + tRP — 2CLK + tRP — Active (a) to Active (b) command period tRRD 15 — 15 — ns 1 Mode register set to active command period tMRD 2 — 2 — tCK Transition time (rise and fall) tT 0.5 1.0 0.5 1.0 ns Refresh period (4096 refresh cycles) tREF — 64 — 64 ms Notes: 1. 2. 3. 4. 5. AC measurement assumes tT = 0.5ns. Reference level for timing of input signals is 0.5 × VDDQ. Access time is measured at 0.5 × VDDQ. Load condition is CL = 30pF. tLZ (min.) defines the time at which the outputs achieves the low impedance state. tHZ (max.) defines the time at which the outputs achieves the high impedance state. If tT ≥ 1ns, each parameters is changed as follows; tAC, tOH, tLZ: should be added (tT (rise)/2 – 0.5) tCH, tCL, tSI, tHI: should be added {(tT (rise) + tT (fall))/2 – 1} Test Conditions • Input and output timing reference levels: VDDQ × 0.5 • Input waveform and output load: See following figures 1.6V input 0.2V I/O 1.4V 0.3V CL tT tT Output load Preliminary Data Sheet E1347E20 (Ver. 2.0) 8 EDS12322GBH-TT Block Diagram CLK CKE Clock Generator Bank 3 Bank 2 Bank 1 Mode Register Row Address Buffer & Refresh Counter Row Decoder Address Bank 0 Data Control Circuit Preliminary Data Sheet E1347E20 (Ver. 2.0) 9 Input & Output Buffer /WE DQM Column Decoder & Latch Circuit Column Address Buffer & Burst Counter Latch Circuit /CAS Control Logic /RAS Command Decoder Sense Amplifier /CS DQ EDS12322GBH-TT Pin Function CLK (input pin) CLK is the master clock input. Other inputs signals are referenced to the CLK rising edge. CKE (input pins) CKE determine validity of the next CLK (clock). If CKE is high, the next CLK rising edge is valid; otherwise it is invalid. If the CLK rising edge is invalid, the internal clock is not issued and the Synchronous DRAM suspends operation. When the Synchronous DRAM is not in burst mode and CKE is negated, the device enters power down mode. During power down mode, CKE must remain low. /CS (input pins) /CS low starts the command input cycle. When /CS is high, commands are ignored but operations continue. /RAS, /CAS, and /WE (input pins) /RAS, /CAS and /WE have the same symbols on conventional DRAM but different functions. For details, refer to the command table. A0 to A11 (input pins) Row Address is determined by A0 to A11 at the CLK (clock) rising edge in the active command cycle. Column Address is determined at the CLK rising edge in the read or write command cycle (See Address Pins table). [Address Pins Table] Address (A0 to A11) Part number Row address Column address EDS12322GBH AX0 to AX11 AY0 to AY7 A10 defines the precharge mode. When A10 is high in the precharge command cycle, all banks are precharged; when A10 is low, only the bank selected by BA0 and BA1 is precharged. When A10 is high in read or write command cycle, the precharge starts automatically after the burst access. BA0 and BA1 (input pin) BA0 and BA1 are bank select signal (BS). (See Bank Select Signal Table) [Bank Select Signal Table] BA0 BA1 Bank 0 L L Bank 1 H L Bank 2 L H Bank 3 H H Remark: H: VIH. L: VIL. DQM0 to DQM3 (input pins) DQM controls I/O buffers. In read mode, DQM controls the output buffers like a conventional /OE pin. DQM high and DQM low turn the output buffers off and on, respectively. The DQM latency for the read is two clocks. In write mode, DQM controls the word mask. Input data is written to the memory cell if DQM is low but not if DQM is high. The DQM latency for the write is zero. Each DQM pin corresponds to eight DQ pins, respectively (See DQM Correspondence Table). Preliminary Data Sheet E1347E20 (Ver. 2.0) 10 EDS12322GBH-TT DQ0 to DQ31 (input/output pins) DQ pins have the same function as I/O pins on a conventional DRAM. [DQM Correspondence Table] Organization Data mask DQs × 32 bits DQM0 DQ0 to DQ7 DQM1 DQ8 to DQ15 DQM2 DQ16 to DQ23 DQM3 DQ24 to DQ31 VDD, VSS, VDDQ, VSSQ (Power supply) VDD and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supply pins for the output buffers. Preliminary Data Sheet E1347E20 (Ver. 2.0) 11 EDS12322GBH-TT Command Operation Command Truth Table The SDRAM recognizes the following commands specified by the /CS, /RAS, /CAS, /WE and address pins. CKE Function Symbol n–1 n /CS /RAS /CAS /WE BA1 BA0 A10 Address Device deselect DESL H × H × × × × × × × No operation NOP H × L H H H × × × × Burst stop BST H × L H H L × × × × Read READ H × L H L H V V L V Read with auto precharge READA H × L H L H V V H V Write WRIT H × L H L L V V L V Write with auto precharge WRITA H × L H L L V V H V Bank activate ACT H × L L H H V V V V Precharge select bank PRE H × L L H L V V L × Precharge all banks PALL H × L L H L × × H × Mode register set MRS H × L L L L L L L V Extended mode register set EMRS H × L L L L H L L V Remark: H: VIH. L: VIL. ×: VIH or VIL. V: Valid address input. Device deselect command [DESL] When this command is set (/CS is high), the SDRAM ignore command input at the clock. However, the internal status is held. No operation [NOP] This command is not an execution command. However, the internal operations continue. Burst stop command [BST] This command can stop the current burst operation. Column address strobe and read command [READ] This command starts a read operation. In addition, the start address of burst read is determined by the column address (see Address Pins Table in Pin Function) and the bank select address (BA0, BA1). After the read operation, the output buffer becomes high-Z. Read with auto precharge [READA] This command automatically performs a precharge operation after a burst read with a burst length of 1, 2, 4 or 8. Column address strobe and write command [WRIT] This command starts a write operation. When the burst write mode is selected, the column address (see Address Pins Table in Pin Function) and the bank select address (BA0, BA1) become the burst write start address. When the single write mode is selected, data is only written to the location specified by the column address (see Address Pins Table in Pin Function) and the bank select address (BA0, BA1). Write with auto precharge [WRITA] This command automatically performs a precharge operation after a burst write with a length of 1, 2, 4 or 8, or after a single write operation. Preliminary Data Sheet E1347E20 (Ver. 2.0) 12 EDS12322GBH-TT Row address strobe and bank activate [ACT] This command activates the bank that is selected by BA0, BA1 and determines the row address (A0 to A11). (See Bank Select Signal Table) Precharge selected bank [PRE] This command starts precharge operation for the bank selected by BA0, BA1. (See Bank Select Signal Table) [Bank Select Signal Table] BA0 BA1 Bank 0 L L Bank 1 H L Bank 2 L H Bank 3 H H Remark: H: VIH. L: VIL. Precharge all banks [PALL] This command starts a precharge operation for all banks. Refresh [REF/SELF] This command starts the refresh operation. There are two types of refresh operation, the one is auto-refresh, and the other is self-refresh. For details, refer to the CKE truth table section. Mode register set [MRS] The SDRAM has a mode register that defines how it operates. The mode register is specified by the address pins (A0 to A11, BA0 and BA1) at the mode register set cycle. For details, refer to the mode register configuration. After power on, the contents of the mode register are undefined, execute the mode register set command to set up the mode register. Extended mode register set [EMRS] The SDRAM has an extended mode register that defines the driver strength (DS). Preliminary Data Sheet E1347E20 (Ver. 2.0) 13 EDS12322GBH-TT DQM Truth Table CKE DQM Function Symbol n–1 n 0 1 2 3 Data write / output enable ENB H × L L L L Data mask / output disable MASK H × H H H H DQ0 to DQ7 write enable/output enable ENB0 H × L × × × DQ8 to DQ15 write enable/output enable ENB1 H × × L × × DQ16 to DQ23 write enable/output enable ENB2 H × × × L × DQ24 to DQ31 write enable/output enable ENB3 H × × × × L DQ0 to DQ7 write inhibit/output disable MASK0 H × H × × × DQ8 to DQ15 write inhibit/output disable MASK 1 H × × H × × DQ16 to DQ23 write inhibit/output disable MASK 2 H × × × H × DQ24 to DQ31 write inhibit/output disable MASK 3 H × × × × H Remark: H: VIH. L: VIL. ×: VIH or VIL CKE Truth Table CKE Current state Function Symbol n–1 n /CS /RAS /CAS /WE Address Activating Any Clock suspend mode entry H L × × × × × Clock suspend mode L L × × × × × Clock suspend Clock suspend mode exit Idle CBR (auto) refresh command REF L H × × × × × H H L L L H × Idle Self-refresh entry SELF H L Self-refresh Self-refresh exit L H L L L H × L H H H × L H H × × × × Idle Power down entry H L L H H H × H L H × × × × Power down Power down exit L H H × × × × L H L H H H × Remark: H: VIH. L: VIL. ×: VIH or VIL Preliminary Data Sheet E1347E20 (Ver. 2.0) 14 EDS12322GBH-TT Function Truth Table The following table shows the operations that are performed when each command is issued in each mode of the SDRAM. The following table assumes that CKE is high. Current state /CS Precharge H × L H L H L Idle Row active /RAS /CAS /WE Address Command Operation × × × DESL Enter IDLE after tRP H H × NOP Enter IDLE after tRP H L × BST ILLEGAL H L H BA, CA, A10 READ/READA ILLEGAL* 3 L H L L BA, CA, A10 WRIT/WRITA ILLEGAL* 3 L L H H BA, RA ACT ILLEGAL* 3 L L H L BA, A10 PRE, PALL NOP* L L L H × REF, SELF ILLEGAL L L L L MODE MRS ILLEGAL 5 L L L L MODE EMRS ILLEGAL H × × × × DESL NOP L H H H × NOP NOP L H H L × BST ILLEGAL L H L H BA, CA, A10 READ/READA ILLEGAL* 4 L H L L BA, CA, A10 WRIT/WRITA ILLEGAL* 4 L L H H BA, RA ACT Bank and row active L L H L BA, A10 PRE, PALL NOP L L L H × REF, SELF Refresh L L L L MODE MRS Mode register set* L L L L MODE EMRS Extended mode register set* H × × × × DESL NOP L H H H × NOP NOP 8 L H H L × BST ILLEGAL L H L H BA, CA, A10 READ/READA Begin read* L H L L BA, CA, A10 WRIT/WRITA Begin write* L L H H BA, RA ACT Other bank active 2 ILLEGAL on same bank* L L H L BA, A10 PRE, PALL Precharge* L L L H × REF, SELF ILLEGAL L L L L MODE MRS ILLEGAL L L L L MODE EMRS ILLEGAL Preliminary Data Sheet E1347E20 (Ver. 2.0) 15 6 6 7 8 EDS12322GBH-TT Current state /CS /RAS /CAS /WE Address Command Operation Read H × × × × DESL Continue burst to end L H H H × NOP Continue burst to end L H H L × BST Burst stop Read with auto precharge Write L H L H BA, CA, A10 READ/READA Continue burst read to /CAS latency and New read L H L L BA, CA, A10 WRIT/WRITA Term burst read/start write L L H H BA, RA ACT Other bank active 2 ILLEGAL on same bank* L L H L BA, A10 PRE, PALL Term burst read and Precharge L L L H × REF, SELF ILLEGAL L L L L MODE MRS ILLEGAL L L L L MODE EMRS ILLEGAL H × × × × DESL L H H H × NOP L H H L × BST ILLEGAL L H L H BA, CA, A10 READ/READA ILLEGAL* 3 L H L L BA, CA, A10 WRIT/WRITA ILLEGAL* 3 L L H H BA, RA ACT Other bank active 2 ILLEGAL on same bank* L L H L BA, A10 PRE, PALL ILLEGAL* L L L H × REF, SELF ILLEGAL L L L L MODE MRS ILLEGAL Continue burst to end and precharge Continue burst to end and precharge 3 L L L L MODE EMRS ILLEGAL H × × × × DESL Continue burst to end L H H H × NOP Continue burst to end L H H L × BST Burst stop L H L H BA, CA, A10 READ/READA Term burst and New read L H L L BA, CA, A10 WRIT/WRITA Term burst and New write L L H H BA, RA ACT Other bank active 3 ILLEGAL on same bank* L L H L BA, A10 PRE, PALL Term burst write and Precharge* L L L H × REF, SELF ILLEGAL L L L L MODE MRS ILLEGAL L L L L MODE EMRS ILLEGAL Preliminary Data Sheet E1347E20 (Ver. 2.0) 16 1 EDS12322GBH-TT Current state /CS /RAS /CAS /WE Address Command Write with auto precharge H × × × × DESL L H H H × NOP L H H L × BST ILLEGAL L H L H BA, CA, A10 READ/READA ILLEGAL* 3 L H L L BA, CA, A10 WRIT/WRITA ILLEGAL* 3 L L H H BA, RA ACT Other bank active 3 ILLEGAL on same bank* L L H L BA, A10 PRE, PALL ILLEGAL* L L L H × REF, SELF ILLEGAL L L L L MODE MRS ILLEGAL L L L L MODE EMRS ILLEGAL H × × × × DESL Enter IDLE after tRC L H H H × NOP Enter IDLE after tRC L H H L × BST ILLEGAL L H L H BA, CA, A10 READ/READA ILLEGAL* 4 L H L L BA, CA, A10 WRIT/WRITA ILLEGAL* 4 L L H H BA, RA ACT ILLEGAL* 4 L L H L BA, A10 PRE, PALL ILLEGAL* 4 L L L H × REF, SELF ILLEGAL L L L L MODE MRS ILLEGAL L L L L MODE EMRS ILLEGAL H × × × × DESL NOP L H H H × NOP NOP L H H L × BST ILLEGAL L H L H BA, CA, A10 READ/READA ILLEGAL* 4 L H L L BA, CA, A10 WRIT/WRITA ILLEGAL* 4 L L H H BA, RA ACT Bank and row active* L L H L BA, A10 PRE, PALL NOP L L L H × REF, SELF Refresh* L L L L MODE MRS Mode register set* L L L L MODE EMRS Extended mode register set* Extended mode register H set × × × × DESL NOP L H H H × NOP NOP L H H L × BST ILLEGAL L H L H BA, CA, A10 READ/READA ILLEGAL* 4 L H L L BA, CA, A10 WRIT/WRITA ILLEGAL* 4 L L H H BA, RA ACT Bank and row active* L L H L BA, A10 PRE, PALL NOP L L L H × REF, SELF Refresh* L L L L MODE MRS Mode register set* L L L L MODE EMRS Extended mode register set* Refresh (auto-refresh) Mode register set Remark: H: VIH. L: VIL. ×: VIH or VIL Preliminary Data Sheet E1347E20 (Ver. 2.0) 17 Operation Continue burst to end and precharge Continue burst to end and precharge 3 9 9 8 8 9 9 8 8 EDS12322GBH-TT Notes: 1. 2. 3. 4. 5. 6. 7. 8. 9. An interval of tDPL is required between the final valid data input and the precharge command. If tRRD is not satisfied, this operation is illegal. Illegal for same bank, except for another bank. Illegal for all banks. NOP for same bank, except for another bank. Illegal if tRCD is not satisfied. Illegal if tRAS is not satisfied. MRS command must be issued after DOUT finished, in case of DOUT remaining. Illegal if tMRD is not satisfied. Preliminary Data Sheet E1347E20 (Ver. 2.0) 18 EDS12322GBH-TT Command Truth Table for CKE CKE Current State n–1 n Self-refresh H Self-refresh recovery Power down All banks idle /CS /RAS /CAS /WE Address Operation × × × × × × INVALID, CLK (n – 1) would exit self-refresh L H H × × × × Self-refresh recovery L H L H H × × Self-refresh recovery L H L H L × × ILLEGAL L H L L × × × ILLEGAL L L × × × × × Continue self-refresh H H H × × × × Idle after tRC H H L H H × × Idle after tRC H H L H L × × ILLEGAL H H L L × × × ILLEGAL H L H × × × × ILLEGAL H L L H H × × ILLEGAL H L L H L × × ILLEGAL H L L L × × × ILLEGAL H × × × × × L H H × × × × EXIT power down L H L H H H × EXIT power down L L × × × × × Continue power down mode H H H × × × Refer to operations in Function Truth Table H H L H × × Refer to operations in Function Truth Table H H L L H × H H L L L H × H H L L L L OPCODE Refer to operations in Function Truth Table H L H × × × Begin power down next cycle H L L H × × Refer to operations in Function Truth Table H L L L H × Refer to operations in Function Truth Table H L L L L H × H L L L L L OPCODE Refer to operations in Function Truth Table Notes INVALID, CLK (n – 1) would exit power down Refer to operations in Function Truth Table Auto-refresh Self-refresh L H × × × × × Exit power down next cycle L L × × × × × Power down Row active H × × × × × × Refer to operations in Function Truth Table L × × × × × × Any state other than H H × × × × listed above H L × × × × × Begin clock suspend next cycle L H × × × × × Exit clock suspend next cycle L L × × × × × Maintain clock suspend Clock suspend 1 1 1 Refer to operations in Function Truth Table 2 Remark: H: VIH. L: VIL. ×: VIH or VIL Notes: 1. Self-refresh can be entered only from the all banks idle state. Power down can be entered only from all banks idle. Clock suspend can be entered only from following states, row active, read, read with auto precharge, write and write with auto precharge. 2. Must be legal command as defined in Function Truth Table. Preliminary Data Sheet E1347E20 (Ver. 2.0) 19 EDS12322GBH-TT Clock suspend mode entry The SDRAM enters clock suspend mode from active mode by setting CKE to low. If command is input in the clock suspend mode entry cycle, the command is valid. The clock suspend mode changes depending on the current status (1 clock before) as shown below. ACTIVE clock suspend This suspend mode ignores inputs after the next clock by internally maintaining the bank active status. READ suspend and READ with Auto precharge suspend The data being output is held (and continues to be output). WRITE suspend and WRIT with Auto precharge suspend In this mode, external signals are not accepted. However, the internal state is held. Clock suspend During clock suspend mode, keep the CKE to low. Clock suspend mode exit The SDRAM exits from clock suspend mode by setting CKE to high during the clock suspend state. IDLE In this state, all banks are not selected, and completed precharge operation. Auto-refresh command [REF] When this command is input from the IDLE state, the SDRAM starts auto-refresh operation. (The auto-refresh is the same as the CBR refresh of conventional DRAMs.) During the auto-refresh operation, refresh address and bank select address are generated inside the SDRAM. For every auto-refresh cycle, the internal address counter is updated. Accordingly, 4096 times are required to refresh the entire memory. Before executing the auto-refresh command, all the banks must be in the IDLE state. In addition, since the precharge for all banks is automatically performed after auto-refresh, no precharge command is required after auto-refresh. Self-refresh entry [SELF] When this command is input during the IDLE state, the SDRAM starts self-refresh operation. After the execution of this command, self-refresh continues while CKE is low. Since self-refresh is performed internally and automatically, external refresh operations are unnecessary. Power down mode entry When this command is executed during the IDLE state, the SDRAM enters power down mode. In power down mode, power consumption is suppressed by cutting off the initial input circuit. Self-refresh exit When this command is executed during self-refresh mode, the SDRAM can exit from self-refresh mode. After exiting from self-refresh mode, the SDRAM enters the IDLE state. Power down exit When this command is executed at the power down mode, the SDRAM can exit from power down mode. After exiting from power down mode, the SDRAM enters the IDLE state. Preliminary Data Sheet E1347E20 (Ver. 2.0) 20 EDS12322GBH-TT Simplified State Diagram SELF REFRESH EXTENDED MODE REGISTER SET SR ENTRY EMRS SR EXIT MRS MODE REGISTER SET REFRESH IDLE *1 AUTO REFRESH CKE CKE_ IDLE POWER DOWN ACTIVE ACTIVE CLOCK SUSPEND CKE_ CKE ROW ACTIVE BST BST WRITE Write WRITE SUSPEND CKE_ WRITE READ WRITE WITH AP READ WRITE CKE READ WITH AP WRITE WITH AP WRITEA CKE_ READ CKE CKE POWER ON READ SUSPEND READ WITH AP CKE_ READA CKE PRECHARGE POWER APPLIED WRITE WITH AP Read PRECHARGE CKE_ WRITEA SUSPEND READ WITH AP READA SUSPEND PRECHARGE PRECHARGE PRECHARGE Automatic transition after completion of command. Transition resulting from command input. Note: 1. After the auto-refresh operation, precharge operation is performed automatically and enter the IDLE state. Preliminary Data Sheet E1347E20 (Ver. 2.0) 21 EDS12322GBH-TT Mode Register and Extended Mode Register Configuration Mode Register Set The mode register is set by the input to the address pins (A0 to A11, BA0 and BA1) during mode register set cycles. The mode register consists of five sections, each of which is assigned to address pins. BA1, BA0, A8, A9, A10, A11: (OPCODE): The SDRAM has two types of write modes. One is the burst write mode, and the other is the single write mode. These bits specify write mode. Burst read and burst write: Burst write is performed for the specified burst length starting from the column address specified in the write cycle. Burst read and single write: Data is only written to the column address specified during the write cycle, regardless of the burst length. A7: Keep this bit low at the mode register set cycle. If this pin is high, the vender test mode is set. A6, A5, A4: (LMODE): These pins specify the /CAS latency. A3: (BT): A burst type is specified. A2, A1, A0: (BL): These pins specify the burst length. BA1 BA0 A11 A9 A10 A8 OPCODE A6 A5 0 A6 A5 BA1 BA0 A11 0 0 0 A7 A4 LMODE A4 CAS latency A3 A2 BT A1 A0 BL A3 Burst type Burst length A2 A1 A0 0 0 0 1 1 2 0 0 0 R 0 0 1 R 0 1 0 R 0 0 1 2 0 Sequential 1 Interleave BT=0 BT=1 0 1 1 3 0 1 0 4 4 1 X X R 0 1 1 8 8 R A10 0 A9 0 A8 0 Write mode Burst read and burst write 0 1 X X 0 0 R 1 0 X X 0 0 R 1 1 X X 0 0 X X X X X X X X 0 1 1 0 X X X X 1 1 1 0 0 R 1 0 1 R R 1 1 0 R R 1 1 1 F.P. R R R Burst read and single write R Mode Register Set Preliminary Data Sheet E1347E20 (Ver. 2.0) 22 F.P.: Full Page R is Reserved (inhibit) X: 0 or 1 EDS12322GBH-TT Extended Mode Register Set A5 and A6: These pins specify driver strength. BA1 BA0 A11 A10 1 0 0 0 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 0 0 0 0 DS 0 0 0 0 0 A5 Driver Strength 0 Half 1 Quarter Extended Mode Register Set Burst Sequence Burst length = 4 Burst length = 2 Starting Ad. Addressing(decimal) Starting Ad. Addressing(decimal) A0 Sequential Interleave A1 A0 Sequential Interleave 0 0, 1, 0, 1, 0 0 0, 1, 2, 3, 0, 1, 2, 3, 1 1, 0, 1, 0, 0 1 1, 2, 3, 0, 1, 0, 3, 2, 1 0 2, 3, 0, 1, 2, 3, 0, 1, 1 1 3, 0, 1, 2, 3, 2, 1, 0, Burst length = 8 Addressing(decimal) Starting Ad. A2 A1 A0 Sequential Interleave 0 0 0 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, 3, 4, 5, 6, 7, 0 0 1 1, 2, 3, 4, 5, 6, 7, 0, 1, 0, 3, 2, 5, 4, 7, 6, 0 1 0 2, 3, 4, 5, 6, 7, 0, 1, 2, 3, 0, 1, 6, 7, 4, 5, 0 1 1 3, 4, 5, 6, 7, 0, 1, 2, 3, 2, 1, 0, 7, 6, 5, 4, 1 0 0 4, 5, 6, 7, 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, 3, 1 0 1 5, 6, 7, 0, 1, 2, 3, 4, 5, 4, 7, 6, 1, 0, 3, 2, 1 1 0 6, 7, 0, 1, 2, 3, 4, 5, 6, 7, 4, 5, 2, 3, 0, 1, 1 1 1 7, 0, 1, 2, 3, 4, 5, 6, 7, 6, 5, 4, 3, 2, 1, 0, Burst Sequence Full page burst is available only for sequential addressing. The addressing sequence is started from the column address that is asserted by read/write command. And the address is increased one by one. It is back to the address 0 when the address reaches at the end of address 255. “Full page burst” stops the burst read/write with burst stop command. Preliminary Data Sheet E1347E20 (Ver. 2.0) 23 EDS12322GBH-TT Power-up Sequence Power-up Sequence 1. Apply VDD and VDDQ at the same time. Keep CKE low during power up. 2. Wait for stable power. 3. Start clock and drive CKE high. Note: Voltage on any input pin must not exceed VDD + 0.3V during power up. Initialization Sequence 4. 5. 6. 7. After stable power and stable clock, wait 200µs. Issue precharge all command (PALL). After tRP delay, issue 8 or more auto-refresh commands (REF). Issue the mode register set command (MRS) to program the mode register. After tMRD of the MRS command, issue the extended mode register set command (EMRS) to program the extended mode register. Note: We recommend that you keep DQM and CKE high during initialization sequence to prevent data contention on the DQ bus. Power up sequence Initialization sequence VDD, VDDQ 0V CKE Low CLK tRP Command PALL Power stable tRFC REF tRFC REF Clock stable Power-up Sequence and Initialization Sequence Preliminary Data Sheet E1347E20 (Ver. 2.0) 24 tMRD MRS tMRD EMRS CMD EDS12322GBH-TT Operation of the SDRAM Read/Write Operations Bank Active Before executing a read or write operation, the corresponding bank and the row address must be activated by the bank active (ACT) command. An interval of tRCD is required between the bank active command input and the following read/write command input. Read Operation A read operation starts when a read command is input. Output buffer becomes low-Z in the (/CAS Latency - 1) cycle after read command set. The SDRAM can perform a burst read operation. The burst length can be set to 1, 2, 4 and 8. The start address for a burst read is specified by the column address and the bank select address at the read command set cycle. In a read operation, data output starts after the number of clocks specified by the /CAS Latency. The /CAS Latency can be set to 2 or 3. When the burst length is 1, 2, 4 and 8 the DOUT buffer automatically becomes high-Z at the next clock after the successive burst-length data has been output. The /CAS latency and burst length must be specified at the mode register. CLK tRCD Command ACT READ Address Row Column DQ out 0 CL = 2 CL = 3 out 1 out 2 out 3 out 0 out 1 out 2 out 3 CL = /CAS latency Burst Length = 4 /CAS Latency CLK tRCD Command ACT READ Address Row Column BL = 1 out 0 out 0 out 1 DQ BL = 2 out 0 out 1 out 2 out 3 BL = 4 out 0 out 1 out 2 out 3 out 4 out 5 out 6 out 7 BL = 8 BL : Burst Length /CAS Latency = 2 Burst Length Preliminary Data Sheet E1347E20 (Ver. 2.0) 25 EDS12322GBH-TT Write Operation Burst write or single write mode is selected by the OPCODE of the mode register. 1. Burst write: A burst write operation is enabled by setting OPCODE (A9, A8) to (0, 0). A burst write starts in the same clock as a write command set. (The latency of data input is 0 clock.) The burst length can be set to 1, 2, 4 and 8, like burst read operations. The write start address is specified by the column address and the bank select address at the write command set cycle. CLK tRCD Command ACT WRIT Address Row Column in 0 BL = 1 DQ in 0 in 1 in 0 in 1 in 2 in 3 in 0 in 1 in 2 in 3 BL = 2 BL = 4 in 4 in 5 in 6 BL = 8 in 7 CL = 2, 3 Burst write 2. Single write: A single write operation is enabled by setting OPCODE (A9, A8) to (1, 0). In a single write operation, data is only written to the column address and the bank select address specified by the write command set cycle without regard to the burst length setting. (The latency of data input is 0 clock). CLK tRCD Command Address DQ ACT Row WRIT Column in 0 Single write Preliminary Data Sheet E1347E20 (Ver. 2.0) 26 EDS12322GBH-TT Auto Precharge During a read or write command cycle, A10 controls whether auto precharge is selected. A10 high in the Read or Write command (Read with auto precharge command or Write with auto precharge command), auto precharge is selected and begins automatically. The tRAS must be satisfied with a read with auto precharge or a write with auto precharge operation. In addition, the next activate command to the bank being precharged cannot be executed until the precharge cycle ends. Read with Auto Precharge In read cycle, once auto precharge has started, an activate command to the bank can be issued after tRP has been satisfied. CLK ACT CL=2 Command READA tRAS DQ out0 CL=3 Command ACT out1 out2 out3 out0 out1 out2 READA tRAS DQ Note: Internal auto precharge starts at the timing indicated by " ". And an interval of tRAS is required between previous active (ACT) command and internal precharge " out3 ". Burst Read (BL = 4) Write with Auto Precharge In write cycle, the auto precharge starts at the timing of two clocks after the last data word input to the device. The tDAL must be satisfied to issue the next activate command to the bank being precharged. CLK Command ACT ACT WRITA tRAS DQ in0 in1 in2 in3 tDAL Note: Internal auto precharge starts at the timing indicated by " ". and an interval of tRAS is required between previous active (ACT) command and internal precharge " ". Burst Write (BL = 4) Preliminary Data Sheet E1347E20 (Ver. 2.0) 27 EDS12322GBH-TT CLK Command ACT ACT WRITA tRAS DQ in tDAL Note: Internal auto precharge starts at the timing indicated by " ". and an interval of tRAS is required between previous active (ACT) command and internal precharge " ". Single Write Preliminary Data Sheet E1347E20 (Ver. 2.0) 28 EDS12322GBH-TT Burst Stop Command During a read cycle, when the burst stop command is issued, the burst read data are terminated and the data bus goes to high-Z after the /CAS latency from the burst stop command. CLK Command READ BST DQ (CL = 2) out DQ (CL = 3) out out out out High-Z out High-Z Burst Stop at Read During a write cycle, when the burst stop command is issued, the burst write data are terminated and data bus goes to high-Z at the same clock with the burst stop command. CLK Command WRITE BST High-Z DQ in in in Burst Stop at Write Preliminary Data Sheet E1347E20 (Ver. 2.0) 29 in EDS12322GBH-TT Command Intervals Read Command to Read Command Interval 1. Same bank, same ROW address: When another read command is executed at the same ROW address of the same bank as the preceding read command execution, the second read can be performed after an interval of no less than 1 clock. Even when the first command is a burst read that is not yet finished, the data read by the second command will be valid. CLK Command ACT Address Row READ READ Column A Column B BS DQ out A0 out B0 out B1 out B2 out B3 Bank0 Active Column =A Column =B Column =A Column =B Dout Read Read Dout CL = 3 BL = 4 Bank 0 READ to READ Command Interval (same ROW address in same bank) 2. Same bank, different ROW address: When the ROW address changes on same bank, consecutive read commands cannot be executed; it is necessary to separate the two read commands with a precharge command and a bank active command. 3. Different bank: When the bank changes, the second read can be performed after an interval of no less than 1 clock, provided that the other bank is in the bank active state. Even when the first command is a burst read that is not yet finished, the data read by the second command will be valid. CLK Command Address ACT ACT READ READ Row 0 Row 1 Column A Column B BS DQ out A0 out B0 out B1 out B2 out B3 Bank0 Active Bank3 Bank0 Bank3 Active Read Read Bank0 Bank3 Dout Dout READ to READ Command Interval (different bank) Preliminary Data Sheet E1347E20 (Ver. 2.0) 30 CL = 3 BL = 4 EDS12322GBH-TT Write Command to Write Command Interval 1. Same bank, same ROW address: When another write command is executed at the same ROW address of the same bank as the preceding write command, the second write can be performed after an interval of no less than 1 clock. In the case of burst writes, the second write command has priority. CLK Command ACT Address Row WRIT WRIT Column A Column B BS DQ in A0 Bank0 Active in B0 in B1 in B2 in B3 Burst Write Mode BL = 4 Bank 0 Column =A Column =B Write Write WRITE to WRITE Command Interval (same ROW address in same bank) 2. Same bank, different ROW address: When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two write commands with a precharge command and a bank active command. 3. Different bank: When the bank changes, the second write can be performed after an interval of no less than 1 clock, provided that the other bank is in the bank active state. In the case of burst write, the second write command has priority. CLK Command Address ACT ACT WRIT Row 0 Row 1 Column A Column B WRIT BS DQ in A0 Bank0 Active in B0 in B1 in B2 in B3 Burst Write Mode BL = 4 Bank3 Bank0 Bank3 Active Write Write WRITE to WRITE Command Interval (different bank) Preliminary Data Sheet E1347E20 (Ver. 2.0) 31 EDS12322GBH-TT Read Command to Write Command Interval 1. Same bank, same ROW address: When the write command is executed at the same ROW address of the same bank as the preceding read command, the write command can be performed after an interval of no less than 1 clock. However, DQM must be set high so that the output buffer becomes high-Z before data input. CLK Command READ WRIT CL=2 DQM CL=3 in B0 DQ (input) in B1 in B2 in B3 BL = 4 Burst write High-Z DQ (output) READ to WRITE Command Interval (1) CLK Command READ WRIT DQM CL=2 2 clock out out out in in in in out out in in in in DQ CL=3 READ to WRITE Command Interval (2) 2. Same bank, different ROW address: When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two commands with a precharge command and a bank active command. 3. Different bank: When the bank changes, the write command can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank active state. However, DQM must be set high so that the output buffer becomes high-Z before data input. Preliminary Data Sheet E1347E20 (Ver. 2.0) 32 EDS12322GBH-TT Write Command to Read Command Interval: 1. Same bank, same ROW address: When the read command is executed at the same ROW address of the same bank as the preceding write command, the read command can be performed after an interval of no less than 1 clock. However, in the case of a burst write, data will continue to be written until one clock before the read command is executed. CLK Command WRIT READ DQM DQ (input) in A0 DQ (output) out B0 Column = A Write Column = B Read out B1 out B2 out B3 Burst Write Mode CL = 2 BL = 4 Bank 0 /CAS Latency Column = B Dout WRITE to READ Command Interval (1) CLK Command WRIT READ DQM DQ (input) in A0 in A1 DQ (output) out B0 Column = A Write out B1 /CAS Latency Column = B Dout Column = B Read out B2 out B3 Burst Write Mode CL = 2 BL = 4 Bank 0 WRITE to READ Command Interval (2) 2. Same bank, different ROW address: When the ROW address changes, consecutive read commands cannot be executed; it is necessary to separate the two commands with a precharge command and a bank active command. 3. Different bank: When the bank changes, the read command can be performed after an interval of no less than 1 clock, provided that the other bank is in the bank active state. However, in the case of a burst write, data will continue to be written until one clock before the read command is executed (as in the case of the same bank and the same address). Preliminary Data Sheet E1347E20 (Ver. 2.0) 33 EDS12322GBH-TT Read with Auto Precharge to Read Command Interval 1. Different bank: When some banks are in the active state, the second read command (another bank) is executed. Even when the first read with auto precharge is a burst read that is not yet finished, the data read by the second command is valid. The internal auto precharge of one bank starts at the next clock of the second command. CLK Command READA READ bank0 Read A bank3 Read BS DQ out A0 out A1 Note: Internal auto-precharge starts at the timing indicated by " out B0 out B1 CL= 3 BL = 4 ". Read with Auto Precharge to Read Command Interval (Different bank) 2. Same bank: The consecutive read command (the same bank) is illegal. Write with Auto Precharge to Write Command Interval 1. Different bank: When some banks are in the active state, the second write command (another bank) is executed. In the case of burst writes, the second write command has priority. The internal auto precharge of one bank starts two clocks later from the second command. CLK Command WRITA WRIT BS DQ in A0 bank0 Write A in A1 in B1 in B0 in B2 in B3 bank3 Write BL= 4 Note: Internal auto-precharge starts at the timing indicated by " ". Write with Auto Precharge to Write Command Interval (Different bank) 2. Same bank: The consecutive write command (the same bank) is illegal. Preliminary Data Sheet E1347E20 (Ver. 2.0) 34 EDS12322GBH-TT Read with Auto Precharge to Write Command Interval 1. Different bank: When some banks are in the active state, the second write command (another bank) is executed. However, DQM must be set high so that the output buffer becomes high-Z before data input. The internal auto precharge of one bank starts at the next clock of the second command. CLK Command READA WRIT BS CL = 2 DQM CL = 3 DQ (input) in B0 DQ (output) in B1 in B2 in B3 High-Z bank0 ReadA BL = 4 bank3 Write Note: Internal auto-precharge starts at the timing indicated by " ". Read with Auto Precharge to Write Command Interval (Different bank) 2. Same bank: The consecutive write command from read with auto precharge (the same bank) is illegal. It is necessary to separate the two commands with a bank active command. Write with Auto Precharge to Read Command Interval 1. Different bank: When some banks are in the active state, the second read command (another bank) is executed. However, in case of a burst write, data will continue to be written until one clock before the read command is executed. The internal auto precharge of one bank starts at two clocks later from the second command. CLK Command WRITA READ BS DQM DQ (input) in A0 DQ (output) out B0 bank0 WriteA out B1 out B2 out B3 CL = 3 BL = 4 bank3 Read Note: Internal auto-precharge starts at the timing indicated by " ". Write with Auto Precharge to Read Command Interval (Different bank) 2. Same bank: The consecutive read command from write with auto precharge (the same bank) is illegal. It is necessary to separate the two commands with a bank active command. Preliminary Data Sheet E1347E20 (Ver. 2.0) 35 EDS12322GBH-TT Read Command to Precharge Command Interval (same bank) When the precharge command is executed for the same bank as the read command that preceded it, the minimum interval between the two commands is one clock. CLK PRE/PALL READ Command DQ out A0 out A1 out A2 out A3 CL=2 READ to PRECHARGE Command Interval (same bank): To output all data (CL = 2, BL = 4) CLK PRE/PALL READ Command DQ out A0 out A1 out A2 out A3 CL=3 READ to PRECHARGE Command Interval (same bank): To output all data (CL = 3, BL = 4) CLK Command READ PRE/PALL High-Z DQ out A0 CL=2 READ to PRECHARGE Command Interval (same bank): To stop output data (CL = 2, BL = 1, 2, 4, 8) CLK Command READ PRE/PALL High-Z DQ out A0 CL=3 READ to PRECHARGE Command Interval (same bank): To stop output data (CL = 3, BL = 1, 2, 4, 8) Preliminary Data Sheet E1347E20 (Ver. 2.0) 36 EDS12322GBH-TT Write Command to Precharge Command Interval (same bank) When the precharge command is executed for the same bank as the write command that preceded it, the minimum interval between the two commands is 1 clock. However, if the burst write operation is unfinished, the input data must be masked by means of DQM for assurance of the clock defined by tDPL. CLK Command PRE/PALL WRIT DQM DQ in A0 in A1 in A2 tDPL WRITE to PRECHARGE Command Interval (same bank) (BL = 4 (To stop write operation)) CLK Command PRE/PALL WRIT DQM DQ in A0 in A1 in A2 in A3 tDPL WRITE to PRECHARGE Command Interval (same bank) (BL = 4 (To write all data)) Preliminary Data Sheet E1347E20 (Ver. 2.0) 37 EDS12322GBH-TT Bank Active Command Interval 1. Same bank: The interval between the two bank active commands must be no less than tRC. 2. In the case of different bank active commands: The interval between the two bank active commands must be no less than tRRD. CLK Command ACT ACT Address ROW ROW BS tRC Bank 0 Active Bank 0 Active Bank Active to Bank Active for Same Bank CLK ACT ACT ROW:0 ROW:1 Command Address BS tRRD Bank 0 Active Bank 3 Active Bank Active to Bank Active for Different Bank Mode Register or Extended Mode Register Set to Bank Active Command Interval The interval between setting the mode register or extended mode register and executing a bank active command must be no less than tMRD. CLK Command MRS or EMRS ACT Address OPCODE BS & ROW tMRD Mode Register or Extende Mode Register Set Bank Active Mode register set to Bank active command interval Preliminary Data Sheet E1347E20 (Ver. 2.0) 38 EDS12322GBH-TT DQM Control The DQM controls data mask function for read and write. Each DQM masks corresponding byte. DQM latency is different between reading and writing. Reading When data is read, the output buffer can be controlled by DQM. By setting DQM to low, the output buffer becomes low-Z, enabling data output. By setting DQM to high, the output buffer becomes high-Z, and the corresponding data is not output. However, internal reading operations continue. The latency of DQM during reading is two clocks. Writing Input data can be masked by DQM. By setting DQM to low, data can be written. In addition, when DQM is set to high, the corresponding data is not written, and the previous data is held. The latency of DQM during writing is 0 clock. CLK DQM DQ High-Z out 0 out 1 out 3 Latency= 2 Reading CLK DQM DQ in 0 in 3 in 1 Latency = 0 Writing Preliminary Data Sheet E1347E20 (Ver. 2.0) 39 EDS12322GBH-TT Refresh Auto-Refresh All the banks must be precharged before executing an auto-refresh command. Since the auto-refresh command updates the internal counter every time it is executed and determines the banks and the ROW addresses to be refreshed, external address specification is not required. The refresh cycles are required to refresh all the ROW addresses within tREF (max.). The output buffer becomes high-Z after auto-refresh start. In addition, since a precharge has been completed by an internal operation after the auto-refresh, an additional precharge operation by the precharge command is not required. Self-Refresh After executing a self-refresh command, the self-refresh operation continues while CKE is held low. During selfrefresh operation, all ROW addresses are refreshed by the internal refresh timer. A self-refresh is terminated by a self-refresh exit command. Before and after self-refresh mode, execute auto-refresh to all refresh addresses in or within tREF (max.) period on the condition 1 and 2 below. 1. Enter self-refresh mode within time as below* after either burst refresh or distributed refresh at equal interval to all refresh addresses are completed. 2. Start burst refresh or distributed refresh at equal interval to all refresh addresses within time as below*after exiting from self-refresh mode. Note: tREF (max.) / refresh cycles. Others Power-Down Mode The SDRAM enters power-down mode when CKE goes low in the IDLE state. In power down mode, power consumption is suppressed by deactivating the input initial circuit. Power down mode continues while CKE is held low. In addition, by setting CKE to high, the SDRAM exits from the power down mode, and command input is enabled from the next clock. In this mode, internal refresh is not performed. Clock Suspend Mode By driving CKE to low during a bank active or read/write operation, the SDRAM enters clock suspend mode. During clock suspend mode, external input signals are ignored and the internal state is maintained. When CKE is driven high, the SDRAM terminates clock suspend mode, and command input is enabled from the next clock. For details, refer to the "CKE Truth Table". Preliminary Data Sheet E1347E20 (Ver. 2.0) 40 EDS12322GBH-TT Timing Waveforms Read Cycle tCK tCH t CL CLK t RC VIH CKE t RP tRAS tRCD tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI /CS tSI tHI tSI tHI /RAS tSI tHI tSI tHI /CAS tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI /WE tSI tHI BS tSI tHI tSI tHI A10 tSI tHI tSI tHI tSI tHI Address tSI tHI DQM DQ (input) tAC tAC tAC tHZ DQ (output) t AC tOH tOH Bank 0 Active Bank 0 Read tLZ tOH Bank 0 Precharge Preliminary Data Sheet E1347E20 (Ver. 2.0) 41 tOH /CAS latency = 2 Burst length = 4 Bank 0 access = VIH or VIL = VOH or VOL EDS12322GBH-TT Write Cycle tCK tCH tCL CLK tRC VIH CKE tRP tRAS tRCD tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI /CS tSI tHI tSI tHI /RAS tSI tHI tSI tHI /CAS tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI tSI tHI /WE tSI tHI tSI tHI BS tSI tHI tSI tHI A10 tSI tHI tSI tHI tSI tHI Address tSI tHI DQM tSI t HI tSI tHI tSI tHI tSI tHI DQ (input) tDPL DQ (output) Bank 0 Active Bank 0 Precharge Bank 0 Write Preliminary Data Sheet E1347E20 (Ver. 2.0) 42 CL = 2 BL = 4 Bank 0 access = VIH or VIL EDS12322GBH-TT Mode Register Set Cycle CLK CKE VIH /CS /RAS /CAS /WE BA0 BA1 Address code valid R: b DQM DQ (output) High-Z DQ (input) tMRD tRP Precharge If needed Mode register Set = VIH or VIL Bank 3 Active Extended Mode Register Set Cycle CLK CKE VIH /CS /RAS /CAS /WE BA0 BA1 Address code valid R: b DQM DQ (output) High-Z DQ (input) tMRD tRP Precharge If needed Extended mode register Set = VIH or VIL Bank 3 Active Preliminary Data Sheet E1347E20 (Ver. 2.0) 43 EDS12322GBH-TT Read Cycle/Write Cycle CLK CKE VIH Read cycle /RAS-/CAS delay = 3 /CAS latency = 3 Burst length = 4 = VIH or VIL /CS /RAS /CAS /WE BS Address R:a C:a R:b Bank 0 Active Bank 0 Read Bank 3 Active C:b C:b' C:b" DQM DQ (output) DQ (input) CKE a a+1 a+2 a+3 b b+1 b+2 b+3 b' b'+1 b" b"+1 b"+2 b"+3 High-Z Bank 3 Bank 0 Read Precharge Bank 3 Read Bank 3 Read Bank 3 Precharge VIH Write cycle /RAS-/CAS delay = 3 /CAS latency = 3 Burst length = 4 = VIH or VIL /CS /RAS /CAS /WE BS Address R:a C:a R:b C:b C:b' C:b" DQM High-Z DQ (output) DQ (input) a Bank 0 Active a+1 a+2 a+3 Bank 0 Write Bank 3 Active b b+1 b+2 b+3 b' Bank 3 Write Bank 0 Precharge b'+1 b" Bank 3 Write b"+1 b"+2 b"+3 Bank 3 Write Bank 3 Precharge Read/Single Write Cycle CLK CKE VIH /CS /RAS /CAS /WE BS R:a Address C:a R:b C:a' C:a DQM a DQ (input) DQ (output) a Bank 0 Active CKE Bank 0 Read Bank 3 Active C:a R:b a+1 a+2 a+3 a Bank 0 Bank 0 Read Write a+1 a+2 a+3 Bank 0 Precharge Bank 3 Precharge VIH /CS /RAS /CAS /WE BS Address R:a C:a C:b C:c a b DQM DQ (input) DQ (output) a Bank 0 Active Bank 0 Read a+1 c a+3 Bank 0 Write Bank 3 Active Bank 0 Bank 0 Write Write Bank 0 Precharge Read/Single write /RAS-/CAS delay = 3 /CAS latency = 3 Burst length = 4 = VIH or VIL Preliminary Data Sheet E1347E20 (Ver. 2.0) 44 EDS12322GBH-TT Read/Burst Write Cycle CLK CKE /CS /RAS /CAS /WE BS R:a Address C:a R:b C:a' DQM a DQ (input) DQ (output) a Bank 0 Active Bank 0 Read Bank 3 Active C:a R:b a+1 a+2 a+3 a+1 a+2 a+3 Clock suspend Bank 0 Precharge Bank 0 Write Bank 3 Precharge VIH CKE /CS /RAS /CAS /WE BS R:a Address C:a DQM a DQ (input) DQ (output) a Bank 0 Active Bank 0 Read a+1 a+1 a+2 a+3 a+3 Bank 0 Write Bank 3 Active Bank 0 Precharge Read/Burst write /RAS-/CAS delay = 3 /CAS latency = 3 Burst length = 4 = VIH or VIL Auto-Refresh Cycle CLK CKE VIH /CS /RAS /CAS /WE BS Address R:a A10=1 C:a DQM DQ (input) a High-Z DQ (output) t RP Precharge If needed tRFC Auto-Refresh a+1 tRFC Auto-Refresh Preliminary Data Sheet E1347E20 (Ver. 2.0) 45 Active Bank 0 Read Bank 0 Refresh cycle and Read cycle /RAS-/CAS delay = 2 /CAS latency = 2 Burst length = 4 = VIH or VIL EDS12322GBH-TT Self-Refresh Cycle CLK CKE Low CKE /CS /RAS /CAS /WE BS Address A10=1 DQM DQ (input) High-Z DQ (output) tRP Precharge command If needed tSREX tSREX Self-refresh entry command Next AutoNext Self-refresh Self-refresh clock refresh exit clock entry enable command ignore command enable or No operation Self-refresh exit ignore command or No operation Self refresh cycle /RAS-/CAS delay = 3 CL = 3 BL = 4 = VIH or VIL Clock Suspend Mode tSI tSI tHI CLK CKE Read cycle /RAS-/CAS delay = 2 /CAS latency = 2 Burst length = 4 = VIH or VIL /CS /RAS /CAS /WE BS Address R:a C:a R:b C:b DQM DQ (output) a a+1 a+2 a+3 b b+1 b+2 b+3 High-Z DQ (input) Bank0 Active clock Active suspend start Active clock Bank0 suspend end Read Bank3 Active Read suspend start Read suspend end Bank3 Read Bank0 Precharge Earliest Bank3 Precharge CKE Write cycle /RAS-/CAS delay = 2 /CAS latency = 2 Burst length = 4 = VIH or VIL /CS /RAS /CAS /WE BS Address C:a R:b R:a C:b DQM High-Z DQ (output) DQ (input) a Bank0 Active Active clock suspend start a+1 a+2 Active clock Bank0 Bank3 supend end Write Active Write suspend start a+3 b Write suspend end Preliminary Data Sheet E1347E20 (Ver. 2.0) 46 b+1 b+2 b+3 Bank3 Bank0 Write Precharge Earliest Bank3 Precharge EDS12322GBH-TT Power Down Mode CLK CKE Low CKE /CS /RAS /CAS /WE BS Address R: a A10=1 DQM DQ (input) High-Z DQ (output) tRP Precharge command If needed Power down cycle Power down entry Power down /RAS-/CAS delay = 3 mode exit Active Bank 0 /CAS latency = 3 Burst length = 4 = VIH or VIL Initialization Sequence CLK CKE VIH /CS /RAS /CAS /WE DQM code valid Address code Valid VIH High-Z DQ All banks Precharge tMRD tRFC t RFC tRP Auto-Refresh Auto-Refresh Preliminary Data Sheet E1347E20 (Ver. 2.0) 47 Mode register Set Extended mode register Set tMRD Bank active If needed EDS12322GBH-TT Package Drawing 90-ball FBGA Solder ball: Lead free (Sn-Ag-Cu) Unit: mm 8.0 ± 0.1 0.2 S A 13.0 ± 0.1 INDEX MARK 0.2 S B 0.2 S 1.0 max. S 0.1 S 0.35 ± 0.05 90-φ0.45 ± 0.05 φ0.08 M S A B 0.8 A 11.2 B INDEX MARK 1.6 0.8 6.4 ECA-TS2-0238-01 Preliminary Data Sheet E1347E20 (Ver. 2.0) 48 EDS12322GBH-TT Recommended Soldering Conditions Please consult with our sales offices for soldering conditions of the EDS12322GBH. Type of Surface Mount Device EDS12322GBH: 90-ball FBGA < Lead free (Sn-Ag-Cu) > Preliminary Data Sheet E1347E20 (Ver. 2.0) 49 EDS12322GBH-TT NOTES FOR CMOS DEVICES 1 PRECAUTION AGAINST ESD FOR MOS DEVICES Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it. 2 HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specifications. 3 STATUS BEFORE INITIALIZATION OF MOS DEVICES Power-on does not necessarily define initial status of MOS devices. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function. CME0107 Preliminary Data Sheet E1347E20 (Ver. 2.0) 50 EDS12322GBH-TT The information in this document is subject to change without notice. Before using this document, confirm that this is the latest version. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Elpida Memory, Inc. Elpida Memory, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Elpida Memory, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida Memory, Inc. or others. Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of the customer's equipment shall be done under the full responsibility of the customer. Elpida Memory, Inc. assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information. [Product applications] Be aware that this product is for use in typical electronic equipment for general-purpose applications. Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, users are instructed to contact Elpida Memory's sales office before using the product in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment, medical equipment for life support, or other such application in which especially high quality and reliability is demanded or where its failure or malfunction may directly threaten human life or cause risk of bodily injury. [Product usage] Design your application so that the product is used within the ranges and conditions guaranteed by Elpida Memory, Inc., including the maximum ratings, operating supply voltage range, heat radiation characteristics, installation conditions and other related characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when the product is used beyond the guaranteed ranges and conditions. Even within the guaranteed ranges and conditions, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. products does not cause bodily injury, fire or other consequential damage due to the operation of the Elpida Memory, Inc. product. [Usage environment] Usage in environments with special characteristics as listed below was not considered in the design. Accordingly, our company assumes no responsibility for loss of a customer or a third party when used in environments with the special characteristics listed below. Example: 1) Usage in liquids, including water, oils, chemicals and organic solvents. 2) Usage in exposure to direct sunlight or the outdoors, or in dusty places. 3) Usage involving exposure to significant amounts of corrosive gas, including sea air, CL 2 , H 2 S, NH 3 , SO 2 , and NO x . 4) Usage in environments with static electricity, or strong electromagnetic waves or radiation. 5) Usage in places where dew forms. 6) Usage in environments with mechanical vibration, impact, or stress. 7) Usage near heating elements, igniters, or flammable items. If you export the products or technology described in this document that are controlled by the Foreign Exchange and Foreign Trade Law of Japan, you must follow the necessary procedures in accordance with the relevant laws and regulations of Japan. Also, if you export products/technology controlled by U.S. export control regulations, or another country's export control laws or regulations, you must follow the necessary procedures in accordance with such laws or regulations. If these products/technology are sold, leased, or transferred to a third party, or a third party is granted license to use these products, that third party must be made aware that they are responsible for compliance with the relevant laws and regulations. M01E0706 Preliminary Data Sheet E1347E20 (Ver. 2.0) 51