DA1016.003 31 October, 2000 MAS1016 AM Receiver IC • Wide Supply Voltage Range • Power Down and Power Up Control • Control for AGC On DESCRIPTION The MAS1016 AM-Receiver chip is a highly sensitive, simple to use AM receiver specially intended to receive time signals in the frequency range from 40 kHz to 100 kHz. There are only a few external components needed. The circuit has a preamplifier, wide range automatic gain control, demodulator and output comparator built in. The output signal can be processed directly with an additional digital circuitry to extract the data from the received signal. FEATURES APPLICATIONS • • • • • • Wide Supply Voltage Range Power Down Control Only a Few External Components Needed Highly Sensitive AM Receiver Control for AGC On Time Signal Receiver designed for MSF (British), WWVB (USA), JG2AS (Japan) and DCF77 (Germany) BLOCK DIAGRAM QO RFI QI AGC Amplifier AON (=AGC on) Demodulator & Comparator OUT Power Supply/Biasing VDD VSS PDN AGC DEC 1 (6) DA1016.003 31 October, 2000 PAD LAYOUT 1788 µm VSS RFI PDN AON DEC 1786 µm MAS1016 VDD QO QI AGC OUT DIE size = 1.79 x 1.79 mm; PAD size = 100 x 100 µm Substrate is connected to Vdd. Note: Coordinates are calculated using Vdd as a centre point Pad Identification Power Supply Voltage Quarz Filter Output Quarz Filter Input AGC Capacitor Receiver Output Demodulator Capacitor AGC On Control Power Down Input Receiver Input Power Supply Ground Name VDD QO QI AGC OUT DEC AON PDN RFI VSS X-coordinate 0 µm 306 µm 587 µm 866 µm 1143 µm 1111 µm 868 µm 551 µm 309 µm 16 µm Y-coordinate 0 µm 19 µm 19 µm 19 µm 19 µm 1436 µm 1436 µm 1436 µm 1436 µm 1415 µm Note 3 2 1 Notes: 1) Level = VSS means receiver on; VDD = receiver off 2) Level = VSS means AGC hold; VDD = AGC on (working) - Internal pull-up with current < 1 µA which is switched off in power down - During AGC hold the receiver output OUT is hold down to VSS 3) 100% AM results in Level = VSS; 25% AM results in Level = VDD - the output is a current source/sink with |IOUT| > 5 µA - at power down the output is tri-state 2 (6) DA1016.003 31 October, 2000 ABSOLUTE MAXIMUM RATINGS Parameter Symbol Supply Voltage Input Voltage Power Dissipation Operating Temperature Storage Temperature VDD-VSS VIN PMAX TOP TST Conditions Min Max Unit -0.3 VSS-0.3 5.0 VDD+0.3 100 70 120 V V mW o C o C -20 -40 ELECTRICAL CHARACTERISTICS Operating Conditions: VDD = 1.4V, Temperature = 25°C Parameter Operating Voltage Current Consumption Stand-By Current Input Range Sensitivity Input Levels |lIN|<0.5 µA Output Current VOL<0.2 VDD;VOH >0.8 VDD Output Pulse Startup Time Output Delay Time Symbol VDD IDD IDDoff fIN VIN VIL VIH |IOUT| T0 T1 TStart TDelay Conditions Min Typ 1.10 50 40 0.001 0.8 VDD 5 Max Unit 3.60 200 0.1 100 50 0.2 VDD µA µA kHz mVrms V V µA 65 150 125 220 8 50 100 ms ms s ms 3 (6) DA1016.003 31 October, 2000 TYPICAL APPLICATION Crystal* AON (=AGC on) QI QO FerriteAntenna RFI VDD Demodulator & Comparator AGC Amplifier OUT Receiver output Power Supply/Biasing 1.4 V VSS PDN AGC DEC Note 1 0.47…1 uF 47 nF Crystal frequencies: 77.503 kHz for DCF77 Receiver, 60 kHz for WWVB (USA) and MSF (British) Receiver 40 kHz JG2AS (Japan) Receiver Note 1: AGC Capacitor DCF77 Receiver 0.47 to 1.0 uF WWVB (USA), MSF (British) and JG2AS (Japan) 220 nF (external control of AON (=AGC on)is needed, for more details see also DAEV1016) 4 (6) DA1016.003 31 October, 2000 PACKAGE FOR SAMPLES PDIP 20 NC 1 VDD 2 20 VSS 19 NC NC 3 18 RFI QO 4 17 PDN NC 5 16 AON QI 6 15 DEC AGC 7 14 NC OUT 8 13 NC NC 9 12 NC NC 10 11 NC PIN DESCRIPTION Pin Name Pin NC VDD NC QO NC QI AGC OUT NC NC NC NC NC NC DEC AON PDN RFI NC VSS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Type P Function Note Positive Power Supply AO Quartz Filter Output AI AO DO Quartz Filter Input AGC Capacitor Receiver Output AO DI AI AI Demodulator Capacitor AGC On Control Power Down Input Receiver Input G Power Supply Ground 3 2 1 Notes: 1) Level = VSS means receiver on; VDD = receiver off 2) Level = VDD means receiver on; VSS = receiver off (PDN = VDD) Internal pull-down resistor > 1MOhm to VSS 3) 100 % AM results in Level = VSS; 25 % AM results in Level = VDD - the output is a current source/sink with [lout] >5 µA - at power down the output is tri-state 5 (6) DA1016.003 31 October, 2000 ORDERING INFORMATION Product Code Product Package MAS1016ATB1 AM-Receiver IC Wafer, EWS-tested MAS1016ATC1 AM-Receiver IC Wafer, EWS-tested Please contact Micro Analog Systems Oy for other wafer thickness options. Comments Thickness 480 µm Thickness 400 µm LOCAL DISTRIBUTOR MICRO ANALOG SYSTEMS OY CONTACTS Micro Analog Systems Oy Kamreerintie 2, P.O.Box 51 FIN-02771 Espoo, FINLAND Tel. +358 9 80 521 Fax +358 9 805 3213 http://www.mas-oy.com NOTICE Micro Analog Systems Oy reserves the right to make changes to the products contained in this data sheet in order to improve the design or performance and to supply the best possible products. Micro Analog Systems Oy assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights unless otherwise specified in this data sheet, and makes no claim that the circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Micro Analog Systems Oy makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification. 6 (6)