ADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23 General Description Features The ADCS7476, ADCS7477, and ADCS7478 are low power, monolithic CMOS 12-, 10- and 8-bit analog-to-digital converters that operate at 1 MSPS. The ADCS7476/77/78 are drop-in replacements for Analog Devices’ AD7476/77/78. Each device is based on a successive approximation register architecture with internal track-and-hold. The serial interface is compatible with several standards, such as SPI™, QSPI™, MICROWIRE™, and many common DSP serial interfaces. n n n n n The ADCS7476/77/78 uses the supply voltage as a reference. This enables the devices to operate with a full-scale input range of 0 to VDD. The conversion rate is determined from the serial clock (SCLK) speed. These converters offer a shutdown mode, which can be used to trade throughput for power consumption. The ADCS7476/77/78 is operated with a single supply that can range from +2.7V to +5.25V. Normal power consumption during continuous conversion, using a +3V or +5V supply, is 2 mW or 10 mW respectively. The power down feature, which is enabled by a chip select (CS) pin, reduces the power consumption to under 5 µW using a +5V supply. All three converters are packaged in a 6-lead, SOT-23 package that provides an extremely small footprint for applications where space is a critical consideration. These products are designed for operation over the automotive/extended industrial temperature range of −40˚C to +125˚C. Variable power management Packaged in 6-lead, SOT-23 Power supply used as reference Single +2.7V to +5.25V supply operation SPI™/QSPI™/MICROWIRE™/DSP compatible Key Specifications n n n n n Resolution with no Missing Codes Conversion Rate DNL INL Power Consumption 12/10/8 bits 1 MSPS +0.5, -0.3 LSB (typ) ± 0.4 LSB (typ) 3V Supply 2 mW (typ) 5V Supply 10 mW (typ) Applications n n n n n n Automotive Navigation FA/ATM Equipment Portable Systems Medical Instruments Mobile Communications Instrumentation and Control Systems Connection Diagram 20057701 MICROWIRE™ is a trademark of National Semiconductor Corporation. TRI-STATE ® is a trademark of National Semiconductor Corporation. QSPI™ and SPI™ are trademarks of Motorola, Inc. © 2003 National Semiconductor Corporation DS200577 www.national.com ADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23 June 2003 ADCS7476/ADCS7477/ADCS7478 Ordering Information Order Code Temperature Range Description Top Mark ADCS7476AIMF −40˚C to +125˚C 6-Lead, SOT-23 Package X01A ADCS7477AIMF −40˚C to +85˚C 6-Lead, SOT-23 Package X02A ADCS7478AIMF −40˚C to +85˚C 6-Lead, SOT-23 Package X03A ADCS7476AIMFX −40˚C to +125˚C 6-Lead SOT-23 Package, Tape & Reel X01A ADCS7477AIMFX −40˚C to +85˚C 6-Lead SOT-23 Package, Tape & Reel X02A ADCS7478AIMFX −40˚C to +85˚C 6-Lead SOT-23 Package, Tape & Reel X03A Pin Descriptions Pin No. Symbol Description ANALOG I/O 3 VIN Analog input. This signal can range from 0V to VDD. DIGITAL I/O Digital clock input. The range of frequencies for this input is 10 kHz to 20 MHz, with guaranteed performance at 20 MHz. This clock directly controls the conversion and readout processes. 4 SCLK 5 SDATA 6 CS Chip select. A conversion process begins on the falling edge of CS. 1 VDD Positive supply pin. These pins should be connected to a quiet +2.7V to +5.25V source and bypassed to GND with 0.1 µF and 1 µF monolithic capacitors located within 1 cm of the power pin. The ADCS7476/77/78 uses this power supply as a reference, so it should be thoroughly bypassed. 2 GND The ground return for the supply. Digital data output. The output words are clocked out of this pin by the SCLK pin. POWER SUPPLY Block Diagram 20057718 www.national.com 2 Operating Ratings (Note 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Operating Temperature Range −0.3V to +6.5V Supply Voltage VDD Voltage on Any Analog Pin to GND −0.3V to VDD +0.3V Voltage on Any Digital Pin to GND -0.3V to 6.5V ± 10 mA Input Current at Any Pin (Note 3) ESD Susceptibility Human Body Model Machine Model 3500V 200V Soldering Temperature, Infrared, 10 seconds 215˚C Junction Temperature +150˚C Storage Temperature −65˚C to +150˚C TMIN = −40˚C ≤ TA ≤ TMAX = +125˚C VDD Supply Voltage +2.7V to +5.25V Digital Input Pins Voltage Range (Note 4) +2.7V to +5.25V Package Thermal Resistance Package θJA 6-Lead, SOT-23 265˚C / W ADCS7476/ADCS7477/ADCS7478 Specifications(Note 2) ADCS7476 Converter Electrical Characteristics The following specifications apply for VDD = +2.7V to 5.25V, fSCLK = 20 MHz, fSAMPLE = 1 MSPS unless otherwise noted. Boldface limits apply for TA = −40˚C to +85˚C: all other limits TA = 25˚C, unless otherwise noted. Symbol Parameter Conditions Typical Limits Units 12 Bits ± 0.4 ±1 LSB (max) +1 -1.1 LSB (min) LSB (max) +0.5 -0.3 +1 -0.9 LSB (max) LSB (min) LSB (max) ± 0.1 ± 0.2 ±1 ± 1.2 ± 1.2 STATIC CONVERTER CHARACTERISTICS (VDD = 2.7V to 3.6V) Resolution with No Missing Codes −40˚C ≤ TA ≤ 125˚C −40˚C ≤ TA ≤ 85˚C INL Integral Non-Linearity DNL Differential Non-Linearity TA = 125˚C −40˚C ≤ TA ≤ 85˚C TA = 125˚C VOFF Offset Error −40˚C ≤ TA ≤ 125˚C GE Gain Error −40˚C ≤ TA ≤ 125˚C LSB (max) LSB (max) DYNAMIC CONVERTER CHARACTERISTICS (fIN = 100 kHz, -0.02 dBFS sine wave unless otherwise noted) SINAD Signal-to-Noise Plus Distortion Ratio −40˚C ≤ TA ≤ 125˚C 72 70 −40˚C ≤ TA ≤ 85˚C 72.5 70.8 dB (min) 70.6 dB (min) dB (min) SNR Signal-to-Noise Ratio THD Total Harmonic Distortion -80 dB SFDR Spurious-Free Dynamic Range 82 dB IMD FPBW TA = 125˚C Intermodulation Distortion, Second Order Terms fa = 103.5 kHz, fb = 113.5 kHz -78 dB Intermodulation Distortion, Third Order Terms fa = 103.5 kHz, fb = 113.5 kHz -78 dB +5V Supply 11 MHz +3V Supply 8 MHz -3 dB Full Power Bandwidth POWER SUPPLY CHARACTERISTICS VDD Supply Voltage −40˚C ≤ TA ≤ 125˚C 3 2.7 V (min) 5.25 V (max) www.national.com ADCS7476/ADCS7477/ADCS7478 Absolute Maximum Ratings ADCS7476/ADCS7477/ADCS7478 ADCS7476/ADCS7477/ADCS7478 Specifications(Note 2) (Continued) ADCS7476 Converter Electrical Characteristics (Continued) The following specifications apply for VDD = +2.7V to 5.25V, fSCLK = 20 MHz, fSAMPLE = 1 MSPS unless otherwise noted. Boldface limits apply for TA = −40˚C to +85˚C: all other limits TA = 25˚C, unless otherwise noted. Symbol Parameter Conditions Typical Limits Units POWER SUPPLY CHARACTERISTICS Normal Mode (Static) IDD Normal Mode (Operational) Shutdown Mode PD Power Consumption, Normal Mode (Operational) Power Consumption, Shutdown Mode VDD = +4.75V to +5.25V, SCLK On or Off 2 mA VDD = +2.7V to +3.6V, SCLK On or Off 1 mA VDD = +4.75V to +5.25V, fSAMPLE = 1 MSPS 2.0 3.5 mA (max) VDD = +2.7V to +3.6V, fSAMPLE = 1 MSPS 0.6 1.6 mA (max) VDD = +5V, SCLK Off 0.5 µA VDD = +5V, SCLK On 60 µA VDD = +5V, fSAMPLE = 1 MSPS 10 17.5 mW (max) VDD = +3V, fSAMPLE = 1 MSPS 2 4.8 mW (max) VDD = +5V, SCLK Off 2.5 µW VDD = +3V, SCLK Off 1.5 µW ANALOG INPUT CHARACTERISTICS VIN Input Range IDCL DC Leakage Current CINA Analog Input Capacitance 0 to VDD V ±1 30 µA (max) pF DIGITAL INPUT CHARACTERISTICS VIH Input High Voltage VIL Input Low Voltage IIN Input Current CIND Digital Input Capacitance VDD = +5V VDD = +3V VIN = 0V or VDD 2.4 V (min) 0.8 V (max) 0.4 V (max) ± 10 nA ±1 µA (max) 2 4 pF (max) VDD −0.2 V (min) DIGITAL OUTPUT CHARACTERISTICS VOH Output High Voltage ISOURCE = 200 µA, VDD = +2.7V to +5.25V VOL Output Low Voltage ISINK = 200 µA IOL TRI-STATE Leakage Current COUT TRI-STATE Output Capacitance 2 Output Coding 0.4 V (max) ± 10 µA (max) 4 pF (max) Straight (Natural) Binary AC ELECTRICAL CHARACTERISTICS fSCLK Clock Frequency 20 MHz (max) DC SCLK Duty Cycle 40 60 % (min) % (max) tTH Track/Hold Acquisition Time 400 ns (max) fRATE Throughput Rate 1 MSPS (max) tAD Aperture Delay 3 ns tAJ Aperture Jitter 30 ps www.national.com See Serial Interface Section 4 (Continued) ADCS7477 Converter Electrical Characteristics The following specifications apply for VDD = +2.7V to 5.25V, fSCLK = 20 MHz, fSAMPLE = 1 MSPS unless otherwise noted. Boldface limits apply for TA = −40˚C to +85˚C: all other limits TA = 25˚C, unless otherwise noted. Symbol Parameter Conditions Typical Limits Units STATIC CONVERTER CHARACTERISTICS 10 Bits INL Integral Non-Linearity Resolution with No Missing Codes ± 0.2 ± 0.7 LSB (max) DNL Differential Non-Linearity +0.3 -0.2 ± 0.7 LSB (max) LSB (max) ± 0.1 ± 0.2 ± 0.7 ±1 LSB (max) 61 dBFS (min) VOFF Offset Error GE Gain Error LSB (max) DYNAMIC CONVERTER CHARACTERISTICS SINAD Signal-to-Noise Plus Distortion Ratio fIN = 100 kHz 61.7 SNR Signal-to-Noise Ratio fIN = 100 kHz 62 THD Total Harmonic Distortion fIN = 100 kHz -77 -73 dB (max) 74 dB (min) SFDR IMD FPBW dB Spurious-Free Dynamic Range fIN = 100 kHz 78 Intermodulation Distortion, Second Order Terms fa = 103.5 kHz, fb = 113.5 kHz -78 dB Intermodulation Distortion, Third Order Terms fa = 103.5 kHz, fb = 113.5 kHz -78 dB +5V Supply 11 MHz +3V Supply 8 MHz -3 dB Full Power Bandwidth POWER SUPPLY CHARACTERISTICS VDD Normal Mode (Static) IDD Normal Mode (Operational) Shutdown Mode PD 2.7 5.25 Supply Voltage Power Consumption, Normal Mode (Operational) Power Consumption, Shutdown Mode V (min) V (max) VDD = +4.75V to +5.25V, SCLK On or Off 2 mA VDD = +2.7V to +3.6V, SCLK On or Off 1 mA VDD = +4.75V to +5.25V, fSAMPLE = 1 MSPS 2.0 3.5 mA (max) VDD = +2.7V to +3.6V, fSAMPLE = 1 MSPS 0.6 1.6 mA (max) VDD = +5V, SCLK Off 0.5 µA (max) VDD = +5V, SCLK On 60 µA (max) VDD = +5V, fSAMPLE = 1 MSPS 10 17.5 mW (max) VDD = +3V, fSAMPLE = 1 MSPS 2 4.8 mW (max) VDD = +5V, SCLK Off 2.5 µW (max) VDD = +3V, SCLK Off 1.5 µW (max) ANALOG INPUT CHARACTERISTICS VIN Input Range IDCL DC Leakage Current CINA Analog Input Capacitance 0 to VDD V ±1 30 µA (max) pF DIGITAL INPUT CHARACTERISTICS VIH Input High Voltage VIL Input Low Voltage IIN Input Current CIND Digital Input Capacitance VDD = +5V VDD = +3V VIN = 0V or VDD 5 2.4 V (min) 0.8 V (max) 0.4 V (max) ± 10 nA ±1 µA (max) 2 4 pF (max) www.national.com ADCS7476/ADCS7477/ADCS7478 ADCS7476/ADCS7477/ADCS7478 Specifications(Note 2) ADCS7476/ADCS7477/ADCS7478 ADCS7476/ADCS7477/ADCS7478 Specifications(Note 2) (Continued) ADCS7477 Converter Electrical Characteristics (Continued) The following specifications apply for VDD = +2.7V to 5.25V, fSCLK = 20 MHz, fSAMPLE = 1 MSPS unless otherwise noted. Boldface limits apply for TA = −40˚C to +85˚C: all other limits TA = 25˚C, unless otherwise noted. Symbol Parameter Conditions Typical Limits Units VDD −0.2 V (min) DIGITAL OUTPUT CHARACTERISTICS VOH Output High Voltage ISOURCE = 200 µA, VDD = +2.7V to +5.25V VOL Output Low Voltage ISINK = 200 µA IOL TRI-STATE Leakage Current COUT TRI-STATE Output Capacitance 2 Output Coding 0.4 V (max) ± 10 µA (max) 4 pF (max) Straight (Natural) Binary AC ELECTRICAL CHARACTERISTICS fSCLK Clock Frequency 20 MHz (max) DC SCLK Duty Cycle 40 60 % (min) % (max) tTH Track/Hold Acquisition Time 400 ns (max) fRATE Throughput Rate 1 MSPS (max) tAD Aperture Delay 3 ns tAJ Aperture Jitter 30 ps www.national.com See Serial Interface Section 6 (Continued) ADCS7478 Converter Electrical Characteristics The following specifications apply for VDD = +2.7V to 5.25V, fSCLK = 20 MHz, fSAMPLE = 1 MSPS unless otherwise noted. Boldface limits apply for TA = −40˚C to +85˚C: all other limits TA = 25˚C, unless otherwise noted. Symbol Parameter Conditions Typical Limits Units 8 Bits ± 0.05 ± 0.07 ± 0.03 ± 0.08 ± 0.07 ± 0.3 ± 0.3 ± 0.3 ± 0.4 ± 0.3 LSB (max) 49 dB (min) STATIC CONVERTER CHARACTERISTICS Resolution with No Missing Codes INL Integral Non-Linearity DNL Differential Non-Linearity VOFF Offset Error GE Gain Error Total Unadjusted Error LSB (max) LSB (max) LSB (max) LSB (max) DYNAMIC CONVERTER CHARACTERISTICS SINAD Signal-to-Noise Plus Distortion Ratio fIN = 100 kHz 49.7 SNR Signal-to-Noise Ratio fIN = 100 kHz 49.7 dB THD Total Harmonic Distortion fIN = 100 kHz -77 -65 dB (max) SFDR Spurious-Free Dynamic Range fIN = 100 kHz 69 65 dB (min) Intermodulation Distortion, Second Order Terms fa = 103.5 kHz, fb = 113.5 kHz -68 dB Intermodulation Distortion, Third Order Terms fa = 103.5 kHz, fb = 113.5 kHz -68 dB +5V Supply 11 MHz +3V Supply 8 MHz IMD FPBW -3 dB Full Power Bandwidth POWER SUPPLY CHARACTERISTICS VDD Normal Mode (Static) IDD Normal Mode (Operational) Shutdown Mode PD 2.7 5.25 Supply Voltage Power Consumption, Normal Mode (Operational) Power Consumption= Shutdown Mode V (min) V (max) VDD = +4.75V to +5.25V, SCLK On or Off 2 mA VDD = +2.7V to +3.6V, SCLK On or Off 1 mA VDD = +4.75V to +5.25V, fSAMPLE = 1 MSPS 2.0 3.5 mA (max) VDD = +2.7V to +3.6V, fSAMPLE = 1 MSPS 0.6 1.6 mA (max) VDD = +5V, SCLK Off 0.5 µA (max) VDD = +5V, SCLK On 60 VDD = +5V, fSAMPLE = 1 MSPS 10 17.5 mW (max) 2 4.8 mW (max) VDD = +3V, fSAMPLE = 1 MSPS µA (max) VDD = +5V, SCLK Off 2.5 µW (max) VDD = +3V, SCLK Off 1.5 µW (max) ANALOG INPUT CHARACTERISTICS VIN Input Range IDCL DC Leakage Current CINA Analog Input Capacitance 0 to VDD V ±1 30 µA (max) pF DIGITAL INPUT CHARACTERISTICS VIH Input High Voltage VIL Input Low Voltage IIN Digital Input Current CIND Input Capacitance 2.4 V (min) VDD = +5V 0.8 V (max) VDD = +3V 0.4 V (max) ± 10 nA ±1 µA (max) 2 4 pF(max) VIN = 0V or VDD 7 www.national.com ADCS7476/ADCS7477/ADCS7478 ADCS7476/ADCS7477/ADCS7478 Specifications(Note 2) ADCS7476/ADCS7477/ADCS7478 ADCS7476/ADCS7477/ADCS7478 Specifications(Note 2) (Continued) ADCS7478 Converter Electrical Characteristics (Continued) The following specifications apply for VDD = +2.7V to 5.25V, fSCLK = 20 MHz, fSAMPLE = 1 MSPS unless otherwise noted. Boldface limits apply for TA = −40˚C to +85˚C: all other limits TA = 25˚C, unless otherwise noted. Symbol Parameter Conditions Typical Limits Units VDD −0.2 V (min) DIGITAL OUTPUT CHARACTERISTICS VOH Output High Voltage ISOURCE = 200 µA, VDD = +2.7V to +5.25V VOL Output Low Voltage ISINK = 200 µA IOL TRI-STATE Leakage Current COUT TRI-STATE Output Capacitance 2 Output Coding 0.4 V (max) ± 10 µA (max) 4 pF (max) Straight (Natural) Binary AC ELECTRICAL CHARACTERISTICS fSCLK Clock Frequency 20 MHz (max) DC SCLK Duty Cycle 40 60 % (min) % (max) tTH Track/Hold Acquisition Time fRATE Throughput Rate tAD Aperture Delay 3 ns tAJ Aperture Jitter 30 ps See Applications Section 400 ns (max) 1 MSPS (min) Note 1: Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not implied. Exposure to maximum ratings for extended periods may affect device reliability. Note 2: Data sheet min/max specification limits are guaranteed by design, test, or statistical analysis. Note 3: Except power supply pins. Note 4: Independent of supply voltage. www.national.com 8 ADCS7476/ADCS7477/ADCS7478 Timing Test Circuit 20057708 ADCS7476/ADCS7477/ADCS7478 Timing Specifications The following specifications apply for VDD = +2.7V to 5.25V, fSCLK = 20 MHz, Boldface limits apply for TA = −40˚C to +85˚C: all other limits TA = 25˚C, unless otherwise noted. (Note 9) Symbol Parameter Conditions tCONVERT tQUIET Typical Limits Units 16 x tSCLK (Note 5) 50 ns (min) t1 Minimum CS Pulse Width 10 ns (min) t2 CS to SCLK Setup Time 10 ns (min) t3 Delay from CS Until SDATA TRI-STATE ® Disabled (Note 6) 20 ns (max) t4 Data Access Time after SCLK Falling Edge(Note 7) 40 ns (max) VDD = +2.7 to +3.6 VDD = +4.75 to +5.25 20 ns (max) ns (min) t5 SCLK Low Pulse Width 0.4 x tSCLK t6 SCLK High Pulse Width 0.4 x tSCLK ns (min) t7 SCLK to Data Valid Hold Time 7 ns (min) t8 tPOWER-UP SCLK Falling Edge to SDATA High Impedance (Note 8) VDD = +2.7 to +3.6 VDD = +4.75 to +5.25 VDD = +2.7 to +3.6 VDD = +4.75 to +5.25 Power-Up Time from Full Power-Down 1 5 ns (min) 25 ns (max) 6 ns (min) 25 ns (max) 5 ns (min) µs Note 5: Minimum Quiet Time Required Between Bus Relinquish and Start of Next Conversion Note 6: Measured with the load circuit shown above, and defined as the time taken by the output to cross 1.0V. Note 7: Measured with the load circuit shown above, and defined as the time taken by the output to cross 1.0V or 2.0V. Note 8: t8 is derived from the time taken by the outputs to change by 0.5V with the loading circuit shown above. The measured number is then adjusted to remove the effects of charging or discharging the 25pF capacitor. This means t8 is the true bus relinquish time, independent of the bus loading. Note 9: All input signals are specified as tr = tf = 5 ns (10% to 90% VDD) and timed from 1.6V. 9 www.national.com ADCS7476/ADCS7477/ADCS7478 MISSING CODES are those output codes that will never appear at the ADC outputs. The ADCS7476/77/78 is guaranteed not to have any missing codes. OFFSET ERROR is the deviation of the first code transition (000...000) to (000...001) from the ideal (i.e. GND + 0.5 LSB for the ADCS7476 and ADCS7477, and GND + 1 LSB for the ADCS7478). Specification Definitions APERTURE DELAY is the time after the falling edge of CS to when the input signal is acquired or held for conversion. APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output. DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB. DUTY CYCLE is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the SCLK. EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits. SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or dc. SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding dc. SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input. FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input. GAIN ERROR is the deviation of the last code transition (111...110) to (111...111) from the ideal (VREF - 1.5 LSB for ADCS7476 and ADCS7477, VREF - 1 LSB for ADCS7478), after adjusting for offset error. INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale (1⁄2 LSB below the first code transition) through positive full scale (1⁄2 LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value. INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the either the two second order or all four third order intermodulation products to the sum of the power in both of the original frequencies. IMD is usually expressed in dBFS. www.national.com TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dBc, of the rms total of the first five harmonic levels at the output to the level of the fundamental at the output. THD is calculated as where f1 is the RMS power of the fundamental (output) frequency and f2 through f6 are the RMS power in the first 5 harmonic frequencies. TOTAL UNADJUSTED ERROR is a comprehensive specification which includes gain error, linearity error, and offset error. 10 ADCS7476/ADCS7477/ADCS7478 Timing Diagrams 20057702 FIGURE 1. ADCS7476 Serial Interface Timing Diagram 20057703 FIGURE 2. ADCS7477 Serial Interface Timing Diagram 11 www.national.com ADCS7476/ADCS7477/ADCS7478 Timing Diagrams (Continued) 20057704 FIGURE 3. ADCS7478 Serial Interface Timing Diagram www.national.com 12 TA = +25˚C, VDD = 3V, fSAMPLE = 1 MSPS, fSCLK = 20 MHz, ADCS7476 ADCS7476 DNL ADCS7476 INL 20057706 20057705 ADCS7476 Spectrum Response @ 100kHz Input ADCS7476 THD vs. Source Impedance 20057707 20057750 ADCS7476 THD vs. Input Frequency, 600 kSPS ADCS7476 THD vs. Input Frequency, 1 MSPS 20057751 20057752 13 www.national.com ADCS7476/ADCS7477/ADCS7478 Typical Performance Characteristics fIN = 100 kHz unless otherwise stated. ADCS7476/ADCS7477/ADCS7478 Typical Performance Characteristics TA = +25˚C, VDD = 3V, fSAMPLE = 1 MSPS, fSCLK = 20 MHz, fIN = 100 kHz unless otherwise stated. (Continued) ADCS7476 SINAD vs. Input Frequency, 600 kSPS ADCS7476 SINAD vs. Input Frequency, 1 MSPS 20057753 20057754 ADCS7476 SNR vs. fSCLK ADCS7476 SINAD vs. fSCLK 20057756 www.national.com 20057757 14 = 100 kHz unless otherwise stated. (Continued) ADCS7477 DNL ADCS7477 INL 20057770 20057771 ADCS7477 Spectrum Response @ 100kHz Input ADCS7477 SNR vs. fSCLK 20057772 20057773 ADCS7477 SINAD vs. fSCLK 20057774 15 www.national.com ADCS7476/ADCS7477/ADCS7478 Typical Performance Characteristics TA = +25˚C, VDD = 3V, fSAMPLE = 1 MSPS, fSCLK = 20 MHz, fIN ADCS7476/ADCS7477/ADCS7478 Typical Performance Characteristics TA = +25˚C, VDD = 3V, fSAMPLE = 1 MSPS, fSCLK = 20 MHz, fIN = 100 kHz unless otherwise stated. (Continued) ADCS7478 DNL ADCS7478 INL 20057760 20057761 ADCS7478 Spectrum Response @ 100kHz Input ADCS7478 SNR vs. fSCLK 20057762 20057763 ADCS7478 SINAD vs. fSCLK 20057764 www.national.com 16 1.0 ADCS7476/77/78 OPERATION The ADCS7476/77/78 are successive-approximation analog-to-digital converters designed around a chargeredistribution digital-to-analog converter. Simplified schematics of the ADCS7476/77/78 in both track and hold operation are shown in Figures 4 and 5, respectively. In Figure 4, the device is in track mode: switch SW1 connects the sampling capacitor to the input, and SW2 balances the comparator inputs. The device is in this state until CS is brought low, at which point the device moves to hold mode. 20057709 FIGURE 4. ADCS7476/77/78 in Track Mode 20057710 FIGURE 5. ADCS7476/77/78 in Hold Mode The SDATA pin will be placed back into TRI-STATE after the 16th falling edge of SCLK, or at the rising edge of CS, whichever occurs first. After a conversion is completed, the quiet time tQUIET must be satisfied before bringing CS low again to begin another conversion. Sixteen SCLK cycles are required to read a complete sample from the ADCS7476/77/78. The sample bits (including any leading or trailing zeroes) are clocked out on falling edges of SCLK, and are intended to be clocked in by a receiver on subsequent falling edges of SCLK. The ADCS7476/77/78 will produce four leading zeroes on SDATA, followed by twelve, ten, or eight data bits, most significant first. After the data bits, the ADCS7477 will clock out two trailing zeros, and the ADCS7478 will clock out four trailing zeros. The ADCS7476 will not clock out any trailing zeros; the least significant data bit will be valid on the 16th falling edge of SCLK. Depending upon the application, the first edge on SCLK after CS goes low may be either a falling edge or a rising edge. If 2.0 USING THE ADCS7476/77/78 Serial interface timing diagrams for the ADCS7476/77/78 are shown in Figures 1, 2, and 3. CS is chip select, which initiates conversions on the ADCS7476/77/78 and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of serial data. SDATA is the serial data out pin, where a conversion result is found as a serial data stream. Basic operation of the ADCS7476/77/78 begins with CS going low, which initiates a conversion process and data transfer. Subsequent rising and falling edges of SCLK will be labelled with reference to the falling edge of CS; for example, "the third falling edge of SCLK" shall refer to the third falling edge of SCLK after CS goes low. At the fall of CS, the SDATA pin comes out of TRI-STATE, and the converter moves from track mode to hold mode. The input signal is sampled and held for conversion on the falling edge of CS. The converter moves from hold mode to track mode on the 13th rising edge of SCLK (see Figure 1, 2, or 3). 17 www.national.com ADCS7476/ADCS7477/ADCS7478 Figure 5 shows the device in hold mode: switch SW1 connects the sampling capacitor to ground, maintaining the sampled voltage, and switch SW2 unbalances the comparator. The control logic then instructs the charge-redistribution DAC to add or subtract fixed amounts of charge from the sampling capacitor until the comparator is balanced. When the comparator is balanced, the digital word supplied to the DAC is the digital representation of the analog input voltage. The device moves from hold mode to track mode on the 13th rising edge of SCLK. Applications Information ADCS7476/ADCS7477/ADCS7478 Applications Information 4096; for the ADCS7477 the LSB width is VDD / 1024; for the ADCS7478, the LSB width is VDD / 256. The ideal transfer characteristic for the ADCS7476 and ADCS7477 is shown in Figure 6, while the ideal transfer characteristic for the ADCS7478 is shown in Figure 7. (Continued) the first SCLK edge after CS goes low is a rising edge, all four leading zeroes will be valid on the first four falling edges of SCLK. If instead the first SCLK edge after CS goes low is a falling edge, the first leading zero may not be set up in time for a microprocessor or DSP to read it correctly. The remaining data bits are still clocked out on the falling edges of SCLK. 3.0 ADCS7476/77/78 TRANSFER FUNCTION The output format of the ADCS7476/77/78 is straight binary. Code transitions occur midway between successive integer LSB values. The LSB widths for the ADCS7476 is VDD / 20057711 FIGURE 6. ADCS7476/77 Ideal Transfer Characteristic 20057712 FIGURE 7. ADCS7478 Ideal Transfer Characteristic www.national.com 18 (Continued) 6.0 DIGITAL INPUTS AND OUTPUTS The ADCS7476/77/78 digital inputs (SCLK and CS) are not limited by the same absolute maximum ratings as the analog inputs. The digital input pins are instead limited to +6.5V with respect to GND, regardless of VDD, the supply voltage. This allows the ADCS7476/77/78 to be interfaced with a wide range of logic levels, independent of the supply voltage. 4.0 SAMPLE CIRCUIT Note that, even though the digital inputs are tolerant of up to +6.5V above GND, the digital outputs are only capable of driving VDD out. In addition, the digital input pins are not prone to latch-up; SCLK and CS may be asserted before VDD without any risk. 7.0 MODES OF OPERATION The ADCS7476/77/78 has two possible modes of operation: normal mode, and shutdown mode. The ADCS7476/77/78 enters normal mode (and a conversion process is begun) when CS is pulled low. The device will enter shutdown mode if CS is pulled high before the tenth falling edge of SCLK after CS is pulled low, or will stay in normal mode if CS remains low. Once in shutdown mode, the device will stay there until CS is brought low again. By varying the ratio of time spent in the normal and shutdown modes, a system may trade-off throughput for power consumption. 20057713 FIGURE 8. Sample Circuit A typical application of the ADCS7476/77/78 is shown in Figure 8. The combined analog and digital supplies are provided in this example by the National LP2950 lowdropout voltage regulator, available in a variety of fixed and adjustable output voltages. The supply is bypassed with a capacitor network located close to the device. The three-wire interface is also shown connected to a microprocessor or DSP. 8.0 NORMAL MODE The best possible throughput is obtained by leaving the ADCS7476/77/78 in normal mode at all times, so there are no power-up delays. To keep the device in normal mode continuously, CS must be kept low until after the 10th falling edge of SCLK after the start of a conversion (remember that a conversion is initiated by bringing CS low). If CS is brought high after the 10th falling edge, but before the 16th falling edge, the device will remain in normal mode, but the current conversion will be aborted, and SDATA will return to TRI-STATE (truncating the output word). Sixteen SCLK cycles are required to read all of a conversion word from the device. After sixteen SCLK cycles have elapsed, CS may be idled either high or low until the next conversion. If CS is idled low, it must be brought high again before the start of the next conversion, which begins when CS is again brought low. After sixteen SCLK cycles, SDATA returns to TRI-STATE. Another conversion may be started, after tQUIET has elapsed, by bringing CS low again. 5.0 ANALOG INPUTS An equivalent circuit for the ADCS7476/77/78 input channel is shown in Figure 9. The diodes D1 and D2 provide ESD protection for the analog inputs. At no time should an analog input exceed VDD + 300 mV or GND - 300 mV, as these ESD diodes will begin conducting current into the substrate and affect ADC operation. The capacitor C1 in Figure 9 typically has a value of 4 pF, and is mainly due to pin capacitance. The resistor R1 represents the on resistance of the multiplexer and track / hold switch, and is typically 100 ohms. The capacitor C2 is the ADCS7476/77/78 sampling capacitor, and is typically 26 pF. The sampling nature of the analog input causes input current pulses that result in voltage spikes at the input. The ADCS7476/77/78 will deliver best performance when driven by a low-impedance source to eliminate distortion caused by the charging of the sampling capacitance. In applications where dynamic performance is critical, the input might need to be driven with a low output-impedance amplifier. In addition, when using the ADCS7476/77/78 to sample AC signals, a band-pass or low-pass filter will reduce harmonics and noise and thus improve THD and SNR. 9.0 SHUTDOWN MODE Shutdown mode is appropriate for applications that either do not sample continuously, or are willing to trade throughput for power consumption. When the ADCS7476/77/78 is in shutdown mode, all of the analog circuitry is turned off. To enter shutdown mode, a conversion must be interrupted by bringing CS back high anytime between the second and tenth falling edges of SCLK, as shown in Figure 10. Once CS has been brought high in this manner, the device will enter shutdown mode; the current conversion will be aborted and SDATA will enter TRI-STATE. If CS is brought high before the second falling edge of SCLK, the device will not change mode; this is to avoid accidentally changing mode as a result of noise on the CS line. 20057714 FIGURE 9. Equivalent Input Circuit 19 www.national.com ADCS7476/ADCS7477/ADCS7478 Applications Information ADCS7476/ADCS7477/ADCS7478 Applications Information (Continued) 20057716 FIGURE 10. Entering Shutdown Mode 10.0 EXITING SHUTDOWN MODE 20057717 FIGURE 11. Entering Normal Mode 13.0 POWER MANAGEMENT When the ADCS7476/77/78 is operated continuously in normal mode, throughput up to 1 MSPS can be achieved. The user may trade throughput for power consumption by simply performing fewer conversions per unit time, and putting the ADCS7476/77/78 into shutdown mode between conversions. This method is not advantageous beyond 350 kSPS throughput. A plot of maximum power consumption versus throughput is shown in Figure 12 below. To calculate the power consumption for a given throughput, remember that each time the part exits shutdown mode and enters normal mode, one dummy conversion is required. Generally, the user will put the part into normal mode, execute one dummy conversion followed by one valid conversion, and then put the part back into shutdown mode. When this is done, the fraction of time spent in normal mode may be calculated by multiplying the throughput (in samples per second) by 2 µs, the time taken to perform one dummy and one valid conversion. The power consumption can then be found by multiplying the fraction of time spent in normal mode by the normal mode power consumption figure. The power dissipated while the part is in shutdown mode is negligible. For example, to calculate the power consumption at 300 kSPS with VDD = 5V, begin by calculating the fraction of time spent in normal mode: 300,000 samples/second · 2 µs = 0.6, or 60%. The power consumption at 300 kSPS is then 60% of 17.5 mW (the maximum power consumption at VDD = 5V) or 10.5 mW. To exit shutdown mode, bring CS back low. Upon bringing CS low, the ADCS7476/77/78 will begin powering up. Power up typically takes 1 µs. This microsecond of power-up delay results in the first conversion result being unusable. The second conversion performed after power-up, however, is valid, as shown in Figure 11. If CS is brought back high before the 10th falling edge of SCLK, the device will return to shutdown mode. This is done to avoid accidentally entering normal mode as a result of noise on the CS line. To exit shutdown mode and remain in normal mode, CS must be kept low until after the 10th falling edge of SCLK. The ADCS7476/77/78 will be fully powered-up after 16 SCLK cycles. 11.0 POWER-UP TIMING The ADCS7476/77/78 typically requires 1 µs to power up, either after first applying VDD, or after returning to normal mode from shutdown mode. This corresponds to one "dummy" conversion for any SCLK frequency within the specifications in this document. After this first dummy conversion, the ADCS7476/77/78 will perform conversions properly. Note that the tQUIET time must still be included between the first dummy conversion and the second valid conversion. 12.0 STARTUP MODE When the VDD supply is first applied, the ADCS7476/77/78 may power up in either of the two modes: normal or shutdown. As such, one dummy conversion should be performed after start-up, exactly as described in Section 11.0. The part may then be placed into either normal mode or the shutdown mode, as described in Sections 8.0 and 9.0. www.national.com 20 ADCS7476/ADCS7477/ADCS7478 Applications Information (Continued) 20057755 FIGURE 12. Maximum Power Consumption vs. Throughput 21 www.national.com ADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23 Physical Dimensions inches (millimeters) unless otherwise noted 6-Lead SOT-23 Order Number ADCS7476AIMF, ADCS7476AIMFX, ADCS7477AIMF, ADCS7477AIMFX, ADCS7478AIMF or ADCS7478AIMFX NS Package Number MF06A LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. National Semiconductor Americas Customer Support Center Email: [email protected] Tel: 1-800-272-9959 www.national.com National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: [email protected] Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. National Semiconductor Asia Pacific Customer Support Center Email: [email protected] National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: [email protected] Tel: 81-3-5639-7560 National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.