PERICOM PI3HDMI431AR

ADVANCE INFORMATION - COMPANY CONFIDENTIAL
PI3HDMI431AR
3:1 Active HDMITM Compatible Switch with Optimized
Equalization for Enhanced Signal Integrity
Features
Description
• Supply voltage, VDD = 3.3V ±5%
• Each Port is compatible w/ DVI, HDMITM 1.1, HDMITM 1.2 or
HDMITM 1.3 signals
• Supports both AC-coupled and DC-coupled inputs
• Deep ColorTM Support
• High Performance, up to 2.5 Gbps per channel
• Switching support for 3 side band signals
(SCL, SDA and HPD)
• 5V Tolerance on all side band signals
• SCL, SDA, and HPD pins are the only pins that can support
HOT INSERTION
• Integrated 50-ohm (±10%) termination resistors at each high
speed signal input
• Configurable output swing control
(500mV, 750mV, 1000mV)
• Configurable Pre-Emphasis levels
(0dB, 1.5dB, 3.5dB, & 6.0dB)
• Configurable De-Emphasis
(0dB, -3.5dB, -6.0dB, -9.5dB)
• Optimized Equalization
Single default setting will support all cable lengths
• 12kV HBM ESD protection on all high speed data channels
• Propagation delay ≤ 2ns
• High Impedance Outputs when disabled
• Packaging (Pb-free & Green): 64-contact TQFN (ZL64)
Pericom Semiconductor’s PI3HDMI431AR 3:1 active switch
circuit is targeted for high-resolution video networks that are
based on DVI/HDMITM standards and TMDS signal processing.
The PI3HDMI431AR is an active 3 TMDS to 1 TMDS receiver
switch with Hi-Z outputs. The device receives differential signals
from selected video components and drives the video display
unit. It provides three controllable output swings that can be
controlled through a single bit. The allowable output swings are
500mV, 750mV and 1000mV. This solution also provides a unique
advanced pre-emphasis technique to increase rise and fall times
which are reduced during transmission across long distances.
Each complete HDMITM/DVI channel also has slower speed, side
band signals, that are required to be switched. Pericom’s solution
provides a complete solution by integrating the side band switch
together with the high speed switch in a single solution. Using
Equalization at the input of each of the high speed channels,
Pericom can successfully eliminate deterministic jitter caused by
long cables from the source to the sink. The elimination of the
deterministic jitter allows the user to use much longer cables (up
to 25 meters).
The maximum DVI/HDMITM Bandwidth of 2.5 Gbps provides 12bit deep color support, which is offered by HDMITM revision 1.3.
Due to its active uni-directional feature, this switch is designed
for usage only for the video receiver’s side. For consumer
video networks, the device sits at the receiver’s side to switch
between multiple video components, such as PC, DVD, STB,
D-VHS, etc. The PI3HDMI431AR is the industry’s first active
DVI/HDMITM switch compatible with HDMITM 1.1, 1.2, and 1.3
which ensures transmitting high-bandwidth video streams from
video components to the display unit. The PI3HDMI431AR also
provides enhanced robust ESD/EOS protection of 12kV, which is
required by many consumer video networks today.
The Optimized Equalization provides the user a single optimal
setting that can provide HDMITM compliance for all cable lengths:
1meter to 20meters and color depths of 8bit/ch, or 12bit/ch.
Pericom also offers the abiility to fine tune the equalization
settings in situations where cable length is known. For example,
if 25meter cable length is required, Pericom's solution can be
adjusted to 16dB EQ to accept 25meter cable length.
HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of
HDMI Licensing, LLC in the United States and other countries.
1
07-0255
PS8894C
11/19/07
ADVANCE INFORMATION - COMPANY CONFIDENTIAL
PI3HDMI431AR
3:1 Active HDMI Compatible Switch with
Optimized Equalization for Enhanced Signal Integrity
TM
Pin Configuration
EQ_S1
HPD2
SDA2
SCL2
B21
A21
VDD
B22
A22
B23
A23
VDD
B24
A24
HPD1
OC_S3
SDA1
1 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48
A34
SCL1
2
47
B34
B11
3
46
VDD
A11
4
45
A33
VDD
5
44
B33
B12
6
43
A32
A12
7
42
B32
B13
8
41
VDD
A13
9
40
A31
VDD
10
39
B31
B14
11
38
SCL3
A14
12
37
SDA3
VDD
13
36
HPD3
OC_S1
14
35
VDD
OC_S0
15
34
OE
OC_S2
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33
GND
07-0255
HPD_SINK
2
SDA_SINK
SCL_SINK
Z1
Y1
VDD
Z2
HDMI Licensing, LLC in the United States and other countries.
Y2
Z3
Y3
VDD
Z4
Y4
S3
S2
S1
HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of
EQ_S0
PS8894C
11/19/07
ADVANCE INFORMATION - COMPANY CONFIDENTIAL
PI3HDMI431AR
3:1 Active HDMI Compatible Switch with
Optimized Equalization for Enhanced Signal Integrity
TM
Pin Description
Pin #
Pin Name
I/O
Description
4, 7, 9, 12
54, 57, 59, 62
A11, A12, A13, A14
A21, A22, A23, A24
I
I
Port 1 TMDS Positive inputs
Port 2 TMDS Positive inputs
40, 43, 45, 48
A31, A32, A33, A34
I
Port 3 TMDS Positive inputs
3, 6, 8, 11
53, 56, 58, 61
B11, B12, B13, B14
B21, B22, B23, B24
I
I
Port 1 TMDS Negative inputs
Port 2 TMDS Negative inputs
39, 42, 44, 47
B31, B32, B33, B34
I
Port 3 TMDS Negative inputs
*
GND
63
HPD1
O
Port 1 HPD output
50
HPD2
O
Port 2 HPD output
36
HPD3
O
Port 3 HPD output
32
HPD_Sink
I
34
OE
I
Sink side hot plug detector input. High: 5-V power signal
asserted from source to sink and EDID is ready.
Low: No 5-V power signal asserted from source to sink, or
EDID is not ready.
Output Enable, Active LOW
2
SCL1
I/O
Port 1 DDC Clock
52
SCL2
I/O
Port 2 DDC Clock
38
SCL3
I/O
Port 3 DDC Clock
30
SCL_Sink
I/O
Sink Side DDC Data
1
SDA1
I/O
Port 1 DDC Data
51
SDA2
I/O
Port 2 DDC Data
37
SDA3
I/O
Port 3 DDC Data
31
SDA_Sink
I/O
Sink Side DDC Data
17, 18, 19
S1, S2, S3
I
Source Input Selector
5, 10, 13, 22, 27, 35, 41, 46,
55, 60
28, 25, 23, 20
VDD
Y1, Y2, Y3, Y4
O
TMDS positive outputs
29, 26, 24, 21
Z1, Z2, Z3, Z4
O
TMDS negative outputs
33, 49
EQ_S0, EQ_S1
I
Equalizer controls(1)
15, 14, 16, 64
OC_S0, OC_S1,
OC_S2, OC_S3
I
Output buffer controls
Note: OC_S3 has an internal pull-up resistor. OC_S2 has an
internal pull-down resistor.
Ground
3.3V Power Supply
Note:
1. EQ_S0 has an internal pull-down and EQ_S1 has an internal pull-up
* = connected to external ground through bottom metal plate( ground metal pad)
HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of
HDMI Licensing, LLC in the United States and other countries.
3
07-0255
PS8894C
11/19/07
ADVANCE INFORMATION - COMPANY CONFIDENTIAL
PI3HDMI431AR
3:1 Active HDMI Compatible Switch with
Optimized Equalization for Enhanced Signal Integrity
TM
Switch Block Diagram
A14
B14
A13
B13
V DD
RINT
R e c e iv e r
with E Q
V DD
RINT
R e c e iv e r
with E Q
V DD
RINT
R e c e iv e r
with E Q
V DD
A12
V DD
RINT
R e c e iv e r
with E Q
EQ_S1
B12
A11
B11
EQ_S0
...
RINT
A24
B24
R e c e iv e r
with E Q
V DD
RINT
A23
3-to-1
R e c e iv e r
with E Q
TDMS
Drive
MUX
B23
V DD
A22
R e c e iv e r
with E Q
TDMS
Drive
Y3
Z3
TDMS
Drive
Y2
Z2
TDMS
Drive
Y1
Z1
...
RINT
OC_S0
OC_S1
OC_S2
OC_S3
Y4
Z4
B22
V DD
RINT
A21
B21
R e c e iv e r
with E Q
V DD
RINT
A34
B34
OE
R e c e iv e r
with E Q
V DD
RINT
A33
R e c e iv e r
with E Q
S1
S2
S3
B33
V DD
RINT
B32
R e c e iv e r
with E Q
...
A32
V DD
RINT
A31
B31
R e c e iv e r
with E Q
HPD1
HPD2
HPD3
HPD_SINK
Control Logic
SCL1
SDA1
SCL2
SDA2
SCL3
SDA3
HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of
HDMI Licensing, LLC in the United States and other countries.
SDA_SINK
SCL_SINK
4
07-0255
PS8894C
11/19/07
ADVANCE INFORMATION - COMPANY CONFIDENTIAL
PI3HDMI431AR
3:1 Active HDMI Compatible Switch with
Optimized Equalization for Enhanced Signal Integrity
TM
Truth Table
Control Pins
OE S1
I/O Selected
S2
S3
Y/Z
L
H
x
x
A1/B1
L
L
H
x
A2/B2
L
L
L
H
A3/B3
L
L
L
L
H
x
x
x
None
(Hi-Z)
None
(Hi-Z)
Hot Plug Detect Status
SCL_Sink
HPD1
HPD2
HPD3
SDA_Sink
SCL1
Hi-Z if HPD_Sink is High
L
L
SDA1
LOW if HPD_Sink is LOW
SCL2
L
Hi-Z if HPD_Sink is High
L
SDA2
LOW if HPD_Sink is LOW
SCL3
L
L
Hi-Z if HPD_Sink is High
SDA3
LOW if HPD_Sink is LOW
None
L
L
L
(Hi-Z)
None
L
L
L
(Hi-Z)
OC Setting Value Logic Table
Input Control Pins
Setting Value
OC_S3
0
OC_S2
0
OC_S1
0
OC_S0
0
Vswing (mV)
500
Pre-emphasis/De-emphasis (dB)
none
0
0
0
1
750
none
0
0
0
0
1
1
0
1
1000
500
none
none
0
1
0
0
500
0
0
1
0
1
500
1.5
0
1
1
0
500
3.5
0
1
1
1
500
6
1
0
0
0
500
0
1
0
0
1
340
-3.5
1
0
1
0
270
-6
1
0
1
1
160
-9.5
1
1
0
0
1000
0
1
1
0
1
830
-3.5
1
1
1
0
500
-6
1
1
1
1
330
-9.5
EQ Setting Value Logic Table
EQ_S1
0
0
1
EQ_S0
0
1
0
1
1
Setting Value
3dB on all high speed inputs
8dB on all high speed inputs
Optimized Equalization enabled on all high speed inputs (default value if both EQ_S0 and
EQ_S1 are left floating)
16dB on all high speed inputs
HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of
HDMI Licensing, LLC in the United States and other countries.
5
07-0255
PS8894C
11/19/07
ADVANCE INFORMATION - COMPANY CONFIDENTIAL
PI3HDMI431AR
3:1 Active HDMI Compatible Switch with
Optimized Equalization for Enhanced Signal Integrity
TM
Maximum Ratings
(Above which useful life may be impaired. For user guidelines, not tested.)
Storage Temperature .................................................... –65°C to +150°C
Supply Voltage to Ground Potential................................–0.5V to +4.0V
DC Input Voltage ...............................................................–0.5V to VDD
DC Output Current....................................................................... 120mA
Power Dissipation ........................................................................... 1.0W
Note:
Stresses greater than those listed under MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or
any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may
affect reliability.
Recommended Operating Conditions
Symbol
VDD
TA
Parameter
Min.
Typ.
Max.
Units
Supply Voltage
3.135
3.3
3.465
V
0
70
°C
150
1560
mVp-p
2
VDD + 0.01
V
Operating free-air temperature
TMDS Differential Pins (A/B)
VID
Receiver peak-to-peak differential input voltage
VIC
Input common mode voltage
VDD
TMDS output termination voltage
RT
3.135
3.3
3.465
V
Termination resistance
45
50
55
ohm
Signaling rate
0
2.5
Gbps
Control Pins (OC_Sx, EQ_Sx, S, OE)
VIH
LVTTL High-level input voltage
2
VDD
VIL
LVTTL Low-level input voltage
GND
0.8
GND
5.5
V
DDC Pins (SCL, SCL_SINK, SDA, SDA_SINK)
VI(DDC)
Input voltage
V
Status Pins (HPD_SINK)
VIH
LVTTL High-level input voltage
2
5.3
VIL
LVTTL Low-level input voltage
GND
0.8
HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of
HDMI Licensing, LLC in the United States and other countries.
6
07-0255
V
PS8894C
11/19/07
ADVANCE INFORMATION - COMPANY CONFIDENTIAL
PI3HDMI431AR
3:1 Active HDMI Compatible Switch with
Optimized Equalization for Enhanced Signal Integrity
TM
TMDS Compliance Test Results
HDMITM 1.3 Spec
Pericom Product Spec
Termination Supply Voltage, VDD
3.3V ≤ 5%
3.30 ± 5%
Terminal Resistance
50-ohm ± 10%
45 to 55-ohm
Single-ended high level output voltage, VH
VDD ± 10mV
VDD ±10mV
Single-ended low level output voltage, VL
( VDD - 600mV) ≤ VL ≤ ( VDD- 400mV) ( VDD - 600mV) ≤ VL ≤ ( VDD 400mV)
Single-ended output swing voltage, Vswing
400mV ≤ Vswing ≤ 600mV
400mV ≤ Vswing ≤ 600mV
Single-ended standby (off) output voltage, Voff
VDD ± 10mV
VDD ± 10mV
Risetime/Falltime (20%-80%)
75ps ≤ Risetime/Falltime ≤ 0.4 Tbit
(75ps ≤ tr/tf ≤ 242ps) @ 1.65 Gbps
240ps
Intra-Pair Skew at Transmitter Connector, max
0.15 Tbit
(90.9ps @ 1.65 Gbps)
60ps max
Inter-Pair Skew at Transmitter Connector, max
0.2 Tpixel
(1.2ns @ 1.65 Gbps)
100ps max
Clock Jitter, max
0.25 Tbit
(151.5ps @ 1.65 Gbps)
82ps max
Input Differential Voltage Level, Vdiff
150 ≤ Vdiff ≤ 1200mV
150mV ≤ VDIFF ≤ 1200mV
Input Common Mode Voltage Level, VICM
( VDD - 300mV) ≤ Vicm ≤ ( VDD37.5mV)
Or
VDD ±10%
( VDD - 300mV) ≤ Vicm ≤ ( VDD37.5mV)
Or
VDD ±10%
Item
Operating Conditions
Source DC Characteristics at TP1
Transmitter AC Characteristics at TP1
Sink Operating DC Characteristics at TP2
Sink DC Characteristics When Source Disabled or Disconnected at TP2
Differential Voltage Level
HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of
HDMI Licensing, LLC in the United States and other countries.
VDD ± 10mV
VDD ±10mV
7
07-0255
PS8894C
11/19/07
ADVANCE INFORMATION - COMPANY CONFIDENTIAL
PI3HDMI431AR
3:1 Active HDMI Compatible Switch with
Optimized Equalization for Enhanced Signal Integrity
TM
Electrical Characteristics (over recommended operating conditions unless otherwise noted)
Symbol
Parameter
ICC
Supply Current
PD
Power Dissipation
Test Conditions
Min.
VIH = VDD, VIL = VDD - 0.4V,
RT = 50-ohm, VDD = 3.3V
Am/Bm = 1.65 Gbps HDMITM data
pattern, m = 2, 3, 4
A1/B1 = 165 MHz clock
Typ.(1)
Max.
Units
190
230
mA
394
657
mW
TMDS Differential Pins (A/B; Y/Z)
VOH
Single-ended high-level output voltage
VDD10
VDD +
10
VOL
Single-ended low-level output voltage
VDD
- 600
VDD
- 400
400
600
Vswing
Single-ended output swing voltage
VOD(O)
Overshoot of output differential voltage
VDD = 3.3V, RT = 50-ohm
Pre-emphasis/De-emphasis = 0dB
mV
6%
15%
VOD(U)
Undershoot of output differential voltage
12%
25%
ΔVOC(SS)
Change in steady-state common-mode
output voltage between logic states
0.5
5
mV
12
mA
|I(OS)|
Short circuit output current
2x
Vswing
VODE(SS) Steady state output differential voltage
560
840
VODE(PP)
OC_S0 = VDD, Am/Bm = 250
Mbps HDMITM data pattern, m = 2,
Peak-to-peak output differential voltage 3, 4
A1/B1 = 25 MHz clock
800
1200
Single-ended input voltage under high
impedance input or open input
II = 10μA
VDD
- 10
VDD + 10
mV
Input termination resistance
VIN = 2.9V
45
50
55
ohm
2
μA
VI(open)
RINT
mVp-p
DDC I/O Pins (SCL, SCL_SINK, SDA, SDA_SINK)
|Ilkg|
Input leakage current
VI = 0.1VDD to 0.9VDD to isolated
DDC ports
0.1
CIO
Input/output capacitance
VI = 0V
7.5
RON
Switch resistance
IO = 3mA, VO = 0.4V
Switch output voltage
VI = 3.3V, II = 100μA
VPASS
1.5
(2)
pF
25
50
2.0
2.5
(3)
ohm
V
Status Pins (HPD)
VOL(TTL) TTL Low-level output voltage
IOL = 8mA
0.4
V
Control Pins (OC_Sx, EQ_Sx, S, OE)
|IIH|
High-level digital input current
VIH= 2.0V or VDD
0.1
2
|IIL|
Low-level digital input current
VIL = GND or 0.8V
0.1
2
VIH = 5.3V
23
100
VIH = 2.0V or VDD
0.1
2
VIL = GND or 0.8V
0.1
2
μA
Status Pins (HPD_SINK)
|IIH|
High-level digital input current
|IIL|
Low-level digital input current
μA
Notes:
1. All typical values are at 25°C and with a 3.3V supply.
2. The value is tested in full temperature range at 3.0V.
3. The value is tested in full temperature range at 3.6V.
HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of
HDMI Licensing, LLC in the United States and other countries.
8
07-0255
PS8894C
11/19/07
ADVANCE INFORMATION - COMPANY CONFIDENTIAL
PI3HDMI431AR
3:1 Active HDMI Compatible Switch with
Optimized Equalization for Enhanced Signal Integrity
TM
Switching Characteristics (over recommended operating conditions unless otherwise noted)
Symbol
Parameter
Test Conditions
Min.
Typ.(1)
Max.
Units
TMDS Differential Pins (Y/Z)
tpd
Propagation delay
2000
tr
Differential output signal rise time
(20% - 80%)
tf
Differential output signal fall time
(20% - 80%)
tsk(p)
Pulse skew
tsk(D)
Intra-pair differential skew
tsk(o)
Inter-pair differential skew
tjit(pp)
Peak-to-peak output jitter from Y/Z(1)
residual jitter
tjit(pp)
Peak-to-peak output jitter from
Y/Z(2:4) residual jitter
VDD = 3.3V, RT = 50-ohm,
pre-emphasis/de-emphasis = 0dB
75
240
75
240
7
50
23
50
100
(2)
pre-emphasis/de-emphasis = 0dB,
Am/Bm = 1.65 Gbps HDMITM data
pattern, m = 2 ,3, 4
A1/B1 = 165 MHz clock
de-emphasis = -3.5dB, Am/Bm = 250
Mbps HDMITM data pattern, m = 2,
3, 4
A1/B1 = 25 MHz clock
15
30
18
50
tDE
De-emphasis duration
tSX
Select to switch output
6
10
ten
Enable time
6
10
tdis
Disable time
6
10
0.4
2.5
2
6.0
ps
240
ns
DDC I/O Pins (SCL, SCL_SINK, SDA, SDA_SINK)
tpd(DDC)
Propagation delay from SCLn to
SCL_SINK or SDAn to SDA_SINK or
SDA_SINK to SDAn
CL = 10pF
ns
Control and Status Pins (OC_SX, EQ_SX, S, HPD_SINK, HPD)
tpd(HPD)
tsx(HPD)
Propagation delay (from HPD_SINK to
the active port of HPD)
Switch time (from port select to the latest valid status of HPD)
CL = 10pF
ns
3
6.5
Notes:
1. All typical values are at 25°C and with a 3.3V supply.
2. tsk(o) is the magnitude of the difference in propagation delay times between any specified terminals of channel 2 to 4 of a device when inputs
are tied together.
Application Information
Supply Voltage
All VDD pins are recommended to have a 0.01uF capacitor tied from VDD to GND to filter supply noise
TMDS inputs
Standard TMDS terminations have already been integrated into Pericom’s PI3HDMI431AR device. Therefore, external terminations are not required. Any unused port must be left floating and not tied to GND.
HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of
HDMI Licensing, LLC in the United States and other countries.
9
07-0255
PS8894C
11/19/07
ADVANCE INFORMATION - COMPANY CONFIDENTIAL
PI3HDMI431AR
3:1 Active HDMI Compatible Switch with
Optimized Equalization for Enhanced Signal Integrity
TM
Package Mechanical: 64-Contact, TQFN (ZL)
DATE: 03/07/07
DESCRIPTION: 64-contact, Thin Fine Pitch Quad Flat No-Lead, TQFN
PACKAGE CODE: ZL
REVISION: A
DOCUMENT CONTROL #: PD-2067
07-0045
Ordering Information
Ordering Code
Package Code
PI3HDMI431ARZLE
ZL
Package Description
64-pin, Pb-free & Green TQFN
Notes:
• Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
• E = Pb-free and Green
• Adding an X Suffix = Tape/Reel
• HDMI & Deep Color are trademarks of Silicon Image
Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com
HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of
HDMI Licensing, LLC in the United States and other countries.
10
07-0255
PS8894C
11/19/07
ADVANCE INFORMATION - COMPANY CONFIDENTIAL
PI3HDMI431AR
3:1 Active HDMI Compatible Switch with
Optimized Equalization for Enhanced Signal Integrity
TM
HDMI Licensing, LLC, a wholly owned subsidiary of Silicon Image, Inc., is the agent responsible for licensing the HDMI Specification, promoting the HDMI standard and providing education on the benefits
of HDMI to retailers and consumers. The HDMI Specification was developed by Sony, Hitachi, Thomson
(RCA), Philips, Matsushita (Panasonic), Toshiba and Silicon Image as the digital interface standard for the
consumer electronics market. The HDMI specification combines uncompressed high-definition video and
multi-channel audio in a single digital interface to provide crystal-clear digital quality over a single cable.
For more information about HDMI, please visit www.hdmi.org
HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of
HDMI Licensing, LLC in the United States and other countries.
11
07-0255
PS8894C
11/19/07