NSC ADC08D1000QML

ADC08D1000QML
High Performance, Low Power, Dual 8-Bit, 1 GSPS A/D
Converter
General Description
Features
The ADC08D1000 is a dual, low power, high performance
CMOS analog-to-digital converter that digitizes signals to 8
bits resolution at sampling rates up to 1.2 GSPS. Consuming
a typical 1.6 Watts at 1 GSPS from a single 1.9 Volt supply,
this device is guaranteed to have no missing codes over the
full operating temperature range. The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal sample-and-hold
amplifier and the self-calibration scheme enable a very flat
response of all dynamic parameters beyond Nyquist, producing a high 7.4 Effective Number Of Bits (ENOB) with a 498
MHz input signal and a 1 GHz sample rate while providing a
10-18 Bit Error Rate ( B.E.R.). Output formatting is offset binary
and the Low Voltage Differential Signaling (LVDS) digital outputs are compliant with IEEE 1596.3-1996, with the exception
of an adjustable common mode voltage between 0.8V and
1.13V.
Each converter has a 1:2 demultiplexer that feeds two LVDS
buses and reduces the output data rate on each bus to half
the sampling rate. The two converters can be interleaved and
used as a single 2 GSPS ADC.
The converter typically consumes less than 3.5 mW in the
Power Down Mode and is available in a 128-lead, thermally
enhanced multi-layer ceramic quad package and operates
over the Military (-55°C ≤ TA ≤ +125°C) temperature range.
This part will work in a radiation environment, with excellent results, provided the guidelines in applications
section 2.1 are followed.
■
■
■
■
■
■
■
■
■
■
■
© 2009 National Semiconductor Corporation
201802
Total Ionizing Dose
300 krad(Si)
Single Event Latch-Up
>120 MeV/mg/cm2
Internal Sample-and-Hold
Single +1.9V ±0.1V Operation
Choice of SDR or DDR output clocking
Interleave Mode for 2x Sampling Rate
Multiple ADC Synchronization Capability
Guaranteed No Missing Codes
Serial Interface for Extended Control
Fine Adjustment of Input Full-Scale Range and Offset
Duty Cycle Corrected Sample Clock
Key Specifications
■
■
■
■
■
■
Resolution
Max Conversion Rate
Bit Error Rate
ENOB @ 498 MHz Input
DNL
Power Consumption
— Operating
— Power Down Mode
8 Bits
1 GSPS (min)
10-18 (typ)
7.4 Bits (typ)
±0.15 LSB (typ)
1.6 W (typ)
3.5 mW (typ)
Applications
■ Communication Satellites/Systems
■ Direct RF Down Conversion
www.national.com
ADC08D1000QML High Performance, Low Power, Dual 8-Bit, 1 GSPS A/D Converter
November 9, 2009
20180253
ADC08D1000QML
Block Diagram
www.national.com
2
NS Part Number
ADC08D1000WGFQV
SMD Part Number
NS Package Number
Package Description
5962F0520601VZC
300 krad(Si)
EM128A
128L, CERQUAD GULLWING
Pin Configuration
20180201
* Bottom of package must be soldered to ground plane to ensure rated performance.
3
www.national.com
ADC08D1000QML
Ordering Information
ADC08D1000QML
Pin Descriptions and Equivalent Circuits
Pin Functions
Pin No.
Symbol
Equivalent Circuit
Description
OutV / SCLK
Output Voltage Amplitude and Serial Interface Clock. Tie this pin
high for normal differential DCLK and data amplitude. Ground this
pin for a reduced differential output amplitude and reduced power
consumption. See Section 1.1.6. When the extended control mode
is enabled, this pin functions as the SCLK input which clocks in the
serial data.See Section 1.2 for details on the extended control
mode. See Section 1.3 for description of the serial interface.
4
OutEdge / DDR /
SDATA
DCLK Edge Select, Double Data Rate Enable and Serial Data
Input. This input sets the output edge of DCLK+ at which the output
data transitions. (See Section 1.1.5.2). When this pin is floating or
connected to 1/2 the supply voltage, DDR clocking is enabled.
When the extended control mode is enabled, this pin functions as
the SDATA input. See Section 1.2 for details on the extended
control mode. See Section 1.3 for description of the serial
interface.
15
DCLK_RST
DCLK Reset. A positive pulse on this pin is used to reset and
synchronize the DCLK outs of multiple converters. See Section 1.5
for detailed description.
26
29
PD
PDQ
Power Down Pins. A logic high on the PD pin puts the entire device
into the Power Down Mode. A logic high on the PDQ pin puts only
the "Q" ADC into the Power Down mode.
CAL
Calibration Cycle Initiate. A minimum 640 input clock cycles logic
low followed by a minimum of 640 input clock cycles high on this
pin initiates the self calibration sequence. See Section 2.5.2 for an
overview of self-calibration and Section 2.5.2.2 for a description of
on-command calibration. See Section 2.1 for use in Radiation
Environments.
FSR/ECE
Full Scale Range Select and Extended Control Enable. In nonextended control mode, a logic low on this pin sets the full-scale
differential input range to 650 mVP-P. A logic high on this pin sets
the full-scale differential input range to 870 mVP-P. See Section
1.1.4. To enable the extended control mode, whereby the serial
interface and control registers are employed, allow this pin to float
or connect it to a voltage equal to VA/2. See Section 1.2 for
information on the extended control mode. See Section 2.1 for
use in Radiation Environments.
CalDly / DES /
SCS
Calibration Delay, Dual Edge Sampling and Serial Interface Chip
Select. With a logic high or low on pin 14, this pin functions as
Calibration Delay and sets the number of input clock cycles after
power up before calibration begins (See Section 1.1.1). With pin
14 floating, this pin acts as the enable pin for the serial interface
input and the CalDly value becomes "0" (short delay with no
provision for a long power-up calibration delay). When this pin is
floating or connected to a voltage equal to VA/2, DES (Dual Edge
Sampling) mode is selected where the "I" input is sampled at twice
the input clock rate and the "Q" input is ignored. See Section
1.1.5.1. See Section 2.1 for use in Radiation Environments.
3
30
14
127
www.national.com
4
Pin No.
Symbol
Equivalent Circuit
Description
18
19
CLK+
CLK-
LVDS Clock input pins for the ADC. The differential clock signal
must be a.c. coupled to these pins. The input signal is sampled on
the falling edge of CLK+. See Section 1.1.2 for a description of
acquiring the input and Section 2.4 for an overview of the clock
inputs.
11
10
.
22
23
VINI+
VINI−
.
VINQ+
VINQ−
Analog signal inputs to the ADC. The differential full-scale input
range is 650 mVP-P when the FSR pin is low, or 870 mVP-P when
the FSR pin is high.
7
VCMO
Common Mode Voltage. The voltage output at this pin is required
to be the common mode input voltage at VIN+ and VIN− when d.c.
coupling is used. This pin should be grounded when a.c. coupling
is used at the analog inputs. This pin is capable of sourcing or
sinking 100μA. See Section 2.3.
31
VBG
126
CalRun
Calibration Running indication. This pin is at a logic high when
calibration is running.
32
REXT
External bias resistor connection. Nominal value is 3.3k-Ohms
(±0.1%) to ground. See Section 1.1.1.
34
35
Tdiode_P
Tdiode_N
Bandgap output voltage capable of 100 μA source/sink.
Temperature Diode Positive (Anode) and Negative (Cathode) for
die temperature measurements. See Section 2.7.2.
5
www.national.com
ADC08D1000QML
Pin Functions
ADC08D1000QML
Pin Functions
Pin No.
Symbol
83 / 78
84 / 77
85 / 76
86 / 75
89 / 72
90 / 71
91 / 70
92 / 69
93 / 68
94 / 67
95 / 66
96 / 65
100 / 61
101 / 60
102 / 59
103 / 58
DI7− / DQ7−
DI7+ / DQ7+
DI6− / DQ6−
DI6+ / DQ6+
DI5− / DQ5−
DI5+ / DQ5+
DI4− / DQ4−
DI4+ / DQ4+
DI3− / DQ3−
DI3+ / DQ3+
DI2− / DQ2−
DI2+ / DQ2+
DI1− / DQ1−
DI1+ / DQ1+
DI0− / DQ0−
DI0+ / DQ0+
104 / 57
105 / 56
106 / 55
107 / 54
111 / 50
112 / 49
113 / 48
114 / 47
115 / 46
116 / 45
117 / 44
118 / 43
122 / 39
123 / 38
124 / 37
125 / 36
DId7− / DQd7−
DId7+ / DQd7+
DId6− / DQd6−
DId6+ / DQd6+
DId5− / DQd5−
DId5+ / DQd5+
DId4− / DQd4−
DId4+ / DQd4+
DId3− / DQd3−
DId3+ / DQd3+
DId2− / DQd2−
DId2+ / DQd2+
DId1− / DQd1−
DId1+ / DQd1+
DId0− / DQd0−
DId0+ / DQd0+
I and Q channel LVDS Data Outputs that are delayed by one CLK
cycle in the output demultiplexer. Compared with the DI/DQ
outputs, these outputs represent the earlier time sample. These
outputs should always be terminated with a 100Ω differential
resistor.
79
80
OR+
OR-
Out Of Range output. A differential high at these pins indicates that
the differential input is out of range (outside the range ±325 mV or
±435 mV as defined by the FSR pin).
82
81
DCLK+
DCLK-
Differential Clock outputs used to latch the output data. Delayed
and non-delayed data outputs are supplied synchronous to this
signal. This signal is at 1/2 the input clock rate in SDR mode and
at 1/4 the input clock rate in the DDR mode. DCLK outputs are not
active during a calibration cycle.
2, 5, 8, 13,
16, 17, 20,
25, 28, 33,
128
VA
Analog power supply pins. Bypass these pins to ground.
40, 51 ,62,
73, 88, 99,
110, 121
VDR
Output Driver power supply pins. Bypass these pins to DR GND.
1, 6, 9, 12,
21, 24, 27,
41
GND
Ground return for VA.
www.national.com
Equivalent Circuit
Description
I and Q channel LVDS Data Outputs that are not delayed in the
output demultiplexer. Compared with the DId and DQd outputs,
these outputs represent the later time samples. These outputs
should always be terminated with a 100Ω differential resistor.
6
ADC08D1000QML
Pin Functions
Pin No.
Symbol
42, 53, 64,
74, 87, 97,
108, 119
DR GND
52, 63, 98,
109, 120
NC
Equivalent Circuit
Description
Ground return for VDR.
No Connection. Make no connection to these pins.
7
www.national.com
ADC08D1000QML
Operating Ratings
Absolute Maximum Ratings
(Note 1, Note 2)
−55°C ≤ TA ≤ +125°C
Ambient Temperature Range
(Note 1, Note 2)
Supply Voltage (VA, VDR)
Voltage on Any Input Pin
Voltage on VIN+, VIN(Maintaining Common Mode)
Ground Difference
|GND - DR GND|
Input Current at Any Pin (Note 3)
Package Input Current (Note 3)
ESD Susceptibility (Note 4)
Human Body Model
Supply Voltage (VA)
Driver Supply Voltage (VDR)
Analog Input Common Mode Voltage
VIN+, VIN- Voltage Range
(Maintaining Common Mode)
2.2V
−0.15V to (VA +0.15V)
Soldering Temperature, Infrared,
10 seconds
Storage Temperature
−0.15V to 2.5V
0V to 100 mV
±25 mA
±50 mA
Ground Difference
(|GND - DR GND|)
CLK Pins Voltage Range
Differential CLK Amplitude
Maximum Junction Temperature
Class 3A (6000V)
235°C
−65°C to +175°C
+1.8V to +2.0V
+1.8V to VA
VCMO ±50mV
0V to 2.15V
(100% duty cycle)
0V to 2.5V
(10% duty cycle)
0V
0V to VA
0.4VP-P to 2.0VP-P
150°C
Package Thermal Resistance
Package
128L Cer Quad
Gullwing
θJA
11.5°C/W
θJC (Top of
θJ-PAD
Package)
(Thermal Pad)
3.8°C/W
2.0°C/W
Quality Conformance Inspection
MIL-STD-883, Method 5005 - Group A
www.national.com
Subgroup
Description
Temp (°C)
1
Static tests at
+25
2
Static tests at
+125
3
Static tests at
-55
4
Dynamic tests at
+25
5
Dynamic tests at
+125
6
Dynamic tests at
-55
7
Functional tests at
+25
8A
Functional tests at
+125
8B
Functional tests at
-55
9
Switching tests at
+25
10
Switching tests at
+125
11
Switching tests at
-55
12
Setting time at
+25
13
Setting time at
+125
14
Setting time at
-55
8
DC Parameters
The following specifications apply after calibration for VA = VDR = +1.9VDC, OutV = 1.9V, VIN FSR (a.c. coupled) = differential
870mVP-P, CL = 10 pF, Differential, a.c. coupled Sinewave Input Clock, fCLK = 1 GHz at 0.5VP-P with 50% duty cycle, VBG = Floating,
Non-Extended Control Mode, SDR Mode, REXT = 3300Ω ±0.1%, Analog Signal Source Impedance = 100Ω Differential. Boldface
limits apply for TA = TMIN to TMAX (Note 5, Note 6)
Symbol
Parameter
Conditions
Notes
Typical
(Note 7)
Min
Max
Units
Subgroups
STATIC CONVERTER CHARACTERISTICS
INL
Integral Non-Linearity (Best DC Coupled, 1MHz Sine Wave
fit)
Overanged
±0.3
±0.9
LSB
1, 2, 3
DNL
Differential Non-Linearity
DC Coupled, 1MHz Sine Wave
Overanged
±0.15
±0.6
LSB
1, 2, 3
8
Bits
1, 2, 3
0.5
LSB
1, 2, 3
Resolution with No Missing
Codes
VOFF
Offset Error
-0.45
PFSE
Positive Full-Scale Error
(Note
8)
NFSE
Negative Full-Scale Error
(Note
8)
−1.5
−0.6
±27
mV
1, 2, 3
−1.31
±27
mV
1, 2, 3
Out of Range Output Code (VIN+) − (VIN−) > + Full Scale
(In addition to OR Output
(VIN+) − (VIN−) < − Full Scale
high)
255
1, 2, 3
0
1, 2, 3
ANALOG INPUT AND REFERENCE CHARACTERISTICS
VIN
RIN
Full Scale Analog
Differential Input Range
FSR pin 14 High
Differential Input
Resistance
870
790
950
mVP-P
1, 2, 3
100
94
106
Ω
1, 2, 3
ANALOG OUTPUT CHARACTERISTICS
VCMO
Common Mode Output
Voltage
1.26
0.95
1.45
V
1, 2, 3
VBG
Bandgap Reference Output
IBG = ±100 µA
Voltage
1.26
1.20
1.33
V
1, 2, 3
Sine Wave Clock
0.6
0.5
2.0
VP-P
1, 2, 3
Square Wave Clock
0.6
0.5
2.0
VP-P
1, 2, 3
CLOCK INPUT CHARACTERISTICS
VID
Differential Clock Input
Level
DIGITAL CONTROL PIN CHARACTERISTICS
VIH
Logic High Input Voltage
VIL
Logic Low Input Voltage
.85xVA
V
1, 2, 3
.15xVA
V
1, 2, 3
DIGITAL OUTPUT CHARACTERISTICS
VOD
LVDS Differential Output
Voltage
Measured differentially,
OutV = VA, VBG = Floating
(Note
14)
710
400
920
mVP-P
1, 2, 3
Measured differentially,
OutV = GND, VBG = Floating
(Note
14)
510
280
720
mVP-P
1, 2, 3
9
www.national.com
ADC08D1000QML
ADC08D1000 Converter Electrical Characteristics
ADC08D1000QML
Symbol
Parameter
Conditions
Notes
Typical
(Note 7)
Min
Max
Units
Subgroups
POWER SUPPLY CHARACTERISTICS
IA
Analog Supply Current
PD = PDQ = Low
PD = Low, PDQ = High
PD = PDQ = High
660
430
1.8
765
508
mA
mA
mA
1, 2, 3
1, 2, 3
IDR
Output Driver Supply
Current
PD = PDQ = Low
PD = Low, PDQ = High
PD = PDQ = High
200
112
0.012
275
157
mA
mA
mA
1, 2, 3
1, 2, 3
PD
Power Consumption
PD = PDQ = Low
PD = Low, PDQ = High
PD = PDQ = High
1.6
1.0
3.5
1.97
1.27
W
W
mW
1, 2, 3
1, 2, 3
www.national.com
10
The following specifications apply after calibration for VA = VDR = +1.9VDC, OutV = 1.9V, VIN FSR (a.c. coupled) = differential
870mVP-P, CL = 10 pF, Differential, a.c. coupled Sinewave Input Clock, fCLK = 1 GHz at 0.5VP-P with 50% duty cycle, VBG = Floating,
Non-Extended Control Mode, SDR Mode, REXT = 3300Ω ±0.1%, Analog Signal Source Impedance = 100Ω Differential. Boldface
limits apply for TA = TMIN to TMAX (Note 5, Note 6)
Symbol Parameters
Note Typical
s
(Note 7)
Conditions
Min
Max
Units
Sub groups
NORMAL MODE (Non DES) DYNAMIC CONVERTER CHARACTERISTICS
ENOB
SINAD
SNR
Effective Number of Bits
Signal-to-Noise Plus
Distortion Ratio
Signal-to-Noise Ratio
fIN = 100 MHz, VIN = FSR − 0.5 dB
7.5
fIN = 248 MHz, VIN = FSR − 0.5 dB
7.4
7.0
Bits
4, 5, 6
fIN = 498 MHz, VIN = FSR − 0.5 dB
7.4
7.0
Bits
4, 5, 6
Bits
fIN = 100 MHz, VIN = FSR − 0.5 dB
47
fIN = 248 MHz, VIN = FSR − 0.5 dB
46.3
43.9
dB
4, 5, 6
fIN = 498 MHz, VIN = FSR − 0.5 dB
46.3
43.9
dB
4, 5, 6
fIN = 100 MHz, VIN = FSR − 0.5 dB
48
fIN = 248 MHz, VIN = FSR − 0.5 dB
47.1
44
dB
4, 5, 6
fIN = 498 MHz, VIN = FSR − 0.5 dB
47.1
44
dB
4, 5, 6
fIN = 100 MHz, VIN = FSR − 0.5 dB
-55
fIN = 248 MHz, VIN = FSR − 0.5 dB
-55
−47.5
dB
4, 5, 6
−47.5
dB
4, 5, 6
dB
dB
dB
THD
Total Harmonic Distortion
fIN = 498 MHz, VIN = FSR − 0.5 dB
-55
SFDR
Spurious Free Dynamic
Range
fIN = 248 MHz, VIN = FSR − 0.5 dB
57
fIN = 498 MHz, VIN = FSR − 0.5 dB
57
47
dB
4, 5, 6
Maximum Input Clock
Frequency
Normal Mode (non DES)
1.2
1.0
GHz
4, 5, 6
fCLK1
dB
INTERLEAVE MODE (DES Pin 127=Float) - DYNAMIC CONVERTER CHARACTERISTICS
ENOB
Effective Number of Bits
SINAD
Signal to Noise Plus
Distortion Ratio
SNR
Signal to Noise Ratio
THD
Total Harmonic Distortion
SFDR
Spurious Free Dynamic
Range
fIN = 248 MHz, VIN = FSR − 0.5 dB
7.3
fIN = 498 MHz, VIN = FSR − 0.5 dB
7.3
fIN = 248 MHz, VIN = FSR − 0.5 dB
46
fIN = 498 MHz, VIN = FSR − 0.5 dB
46
fIN = 248 MHz, VIN = FSR − 0.5 dB
46.4
fIN = 498 MHz, VIN = FSR − 0.5 dB
46.4
fIN = 248 MHz, VIN = FSR − 0.5 dB
-58
fIN = 498 MHz, VIN = FSR − 0.5 dB
-58
fIN = 248 MHz, VIN = FSR − 0.5 dB
57
fIN = 498 MHz, VIN = FSR − 0.5 dB
57
Bits
Bits
6.8
4, 5, 6
dB
dB
42.5
4, 5, 6
dB
dB
43
4, 5, 6
dB
−49
dB
4, 5, 6
dB
dB
47
4, 5, 6
AC Timing Parameters
The following specifications apply after calibration for VA = VDR = +1.9VDC, OutV = 1.9V, VIN FSR (a.c. coupled) = differential
870mVP-P, CL = 10 pF, Differential, a.c. coupled Sinewave Input Clock, fCLK = 1 GHz at 0.5VP-P with 50% duty cycle, VBG = Floating,
Non-Extended Control Mode, SDR Mode, REXT = 3300Ω ±0.1%, Analog Signal Source Impedance = 100Ω Differential. Boldface
limits apply for TA = TMIN to TMAX (Note 5, Note 6)
Symbol Parameters
Conditions
Notes
Typical
(Note 7)
Min
Max
Units
Sub groups
AC TIMING PARAMETERS
tRPW
Reset Pulse Width
Serial Clock Low Time
Serial Clock High Time
tCAL_L
CAL Pin Low Time
tCAL_H
CAL Pin High Time
4
Clock
Cycles
9, 10, 11
4
ns
9, 10, 11
4
ns
9, 10, 11
See Figure 9
640
Clock
Cycles
9, 10, 11
See Figure 9
640
Clock
Cycles
9, 10, 11
11
www.national.com
ADC08D1000QML
AC Parameters
ADC08D1000QML
Typical Electrical Characteristics
DC Parameters
The following specifications apply after calibration for VA = VDR = +1.9VDC, OutV = 1.9V, VIN FSR (a.c. coupled) = differential
870mVP-P, CL = 10 pF, Differential, a.c. coupled Sinewave Input Clock, fCLK = 1 GHz at 0.5VP-P with 50% duty cycle, VBG = Floating,
Non-Extended Control Mode, SDR Mode, REXT = 3300Ω ±0.1%, Analog Signal Source Impedance = 100Ω Differential. (Note 5,
Note 6)
Symbol
Parameters
Conditions
Notes
Typical
(Note 7)
Units
STATIC CONVERTER CHARACTERISTICS
VOFF_ADJ
Input Offset Adjustment Range
Extended Control Mode
±45
mV
FS_ADJ
Full-Scale Adjustment Range
Extended Control Mode
±20
% FS
NORMAL MODE (Non DES) DYNAMIC CONVERTER CHARACTERISTICS
FPBW
B.E.R.
Full Power Bandwidth
3rd Harm
IMD
1.7
GHz
10−18
Error/Sample
d.c. to 498 MHz
±0.5
dBFS
d.c. to 1 GHz
±1.0
dBFS
fIN = 100 MHz, VIN = FSR − 0.5 dB
−60
dB
fIN = 248 MHz, VIN = FSR − 0.5 dB
−60
dB
fIN = 498 MHz, VIN = FSR − 0.5 dB
−60
dB
fIN = 100 MHz, VIN = FSR − 0.5 dB
−65
dB
fIN = 248 MHz, VIN = FSR − 0.5 dB
−65
dB
fIN = 498 MHz, VIN = FSR − 0.5 dB
−65
dB
fIN1 = 321 MHz, VIN = FSR − 7 dB
fIN2 = 326 MHz, VIN = FSR − 7 dB
−50
dB
Dual Edge Sampling Mode
900
MHz
fIN = 248 MHz, VIN = FSR − 0.5 dB
-64
dB
fIN = 498 MHz, VIN = FSR − 0.5 dB
-64
dB
fIN = 248 MHz, VIN = FSR − 0.5 dB
-69
dB
fIN = 498 MHz, VIN = FSR − 0.5 dB
-69
dB
650
mVp-p
mVp-p
Bit Error Rate
Gain Flatness
2nd Harm
Normal Mode (non DES)
Second Harmonic Distortion
Third Harmonic Distortion
Intermodulation Distortion
INTERLEAVE MODE (DES Pin 127=Float) - Dynamic Converter Characteristics
FPBW
(DES)
Full Power Bandwidth
2nd Harm
Second Harmonic Distortion
3rd Harm
Third Harmonic Distortion
ANALOG INPUT AND REFERENCE CHARACTERISTICS
VIN
Full Scale Analog Differential Input
Range
VCMI
Analog Input Common Mode Voltage
CIN
Analog Input Capacitance, Normal
operation
Analog Input Capacitance, DES Mode
www.national.com
FSR pin 14 Low
VCMO
mV
mV
Differential
(Note 9)
0.02
pF
Each input pin to ground
(Note 9)
1.6
pF
Differential
(Note 9)
0.08
pF
Each input pin to ground
(Note 9)
2.2
pF
12
Parameters
Typical
(Note 7)
Units
VA = 1.8V
0.60
V
VA = 2.0V
0.66
V
TA = −55°C to +125°C
238
ppm/°C
80
pF (max)
61
ppm/°C
80
pF (max)
192 µA vs. 12 µA,
TJ = 25°C
71.23
mV
192 µA vs. 12 µA,
TJ = 125°C
94.8
mV
Conditions
Notes
ANALOG OUTPUT CHARACTERISTICS
VCMO_LVL
TC VCMO
VCMO input threshold to set DC
Coupling mode
Common Mode Output Voltage
Temperature Coefficient
CLOAD VCMO Maximum VCMO load Capacitance
TC VBG
Bandgap Reference Voltage
Temperature Coefficient
CLOAD VBG
Maximum Bandgap Reference Load
Capacitance
TA = −55°C to +125°C,
IBG = ±100 µA
TEMPERATURE DIODE CHARACTERISTICS
ΔVBE
Temperature Diode Voltage
CHANNEL-TO-CHANNEL CHARACTERISTICS
Offset Match
1
LSB
Positive Full-Scale Match
Zero offset selected in Control Register
1
LSB
Negative Full-Scale Match
Zero offset selected in Control Register
1
LSB
Phase Matching (I, Q)
FIN = 1.0 GHz
<1
Degree
X-TALK
Crosstalk from I (Agressor) to Q
(Victim) Channel
Aggressor = 867 MHz F.S.
Victim = 100 MHz F.S.
−71
dB
X-TALK
Crosstalk from Q (Agressor) to I
(Victim) Channel
Aggressor = 867 MHz F.S.
Victim = 100 MHz F.S.
−71
dB
CLOCK INPUT CHARACTERISTICS
II
Input Current
VIN = 0 or VIN = VA
±1
µA
CIN
Input Capacitance
Differential
(Note 9)
0.02
pF
Each input to ground
(Note 9)
1.5
pF
Each input to ground
(Note 12)
1.2
pF
±1
mV
DIGITAL CONTROL PIN CHARACTERISTICS
CIN
Input Capacitance
DIGITAL OUTPUT CHARACTERISTICS
Δ VODIFF
Change in LVDS Output Swing
Between Logic Levels
VOS
Output Offset Voltage
VBG = Floating, See Figure 1
VOS
Output Offset Voltage
VBG = VA, See Figure 1
Δ VOS
Output Offset Voltage Change
Between Logic Levels
IOS
Output Short Circuit Current
ZO
Differential Output Impedance
VOH
CalRun H level output
IOH = -400uA
(Note 11)
VOL
CalRun L level output
IOH = -400uA
(Note 11)
0.15
V
(Note 14)
Output+ & Output - connected to 0.8V
800
mV
1130
mV
±1
mV
±4
mA
100
Ohms
1.65
V
POWER SUPPLY CHARACTERISTICS
PSRR1
D.C. Power Supply Rejection Ratio
Change in Full Scale Error with change
in VA from 1.8V to 2.0V
30
dB
PSSR2
A.C. Power Supply Rejection Ratio
248 MHz, 50mVP-P riding on VA
51
dB
13
www.national.com
ADC08D1000QML
Symbol
ADC08D1000QML
Typical Electrical Characteristics (Continued)
AC Parameters
The following specifications apply after calibration for VA = VDR = +1.9VDC, OutV = 1.9V, VIN FSR (a.c. coupled) = differential
870mVP-P, CL = 10 pF, Differential, a.c. coupled Sinewave Input Clock, fCLK = 1 GHz at 0.5VP-P with 50% duty cycle, VBG = Floating,
Non-Extended Control Mode, SDR Mode, REXT = 3300Ω ±0.1%, Analog Signal Source Impedance = 100Ω Differential. (Note 5,
Note 6)
Parameters
Conditions
fCLK1
Maximum Input Clock Frequency
DES Mode
1.0
GHz
fCLK2
Minimum Input Clock Frequency
Normal Mode (non DES)
200
MHz
fCLK2
Minimum Input Clock Frequency
DES Mode
500
MHz
Input Clock Duty Cycle
200 MHz ≤ Input clock frequency
50
% (min)
% (max)
50
% (min)
% (max)
Input Clock Duty Cycle
Notes
Typical
(Note 7)
Symbol
≤ 1 GHz (Normal Mode)
500 MHz ≤ Input clock frequency
≤ 1 GHz (DES Mode)
Units
tCL
Input Clock Low Time
500
ps (min)
tCH
Input Clock High Time
500
ps (min)
DCLK Duty Cycle
50
% (min)
% (max)
tRS
Reset Setup Time
150
ps
tRH
Reset Hold Time
250
ps
tSD
Syncronizing Edge to DCLK Output
Delay
fCLKIN = 1.0 GHz
3.53
ns
fCLKIN = 200 MHz
3.85
ns
tLHT
Differential Low to High Transition
Time
10% to 90%, CL = 2.5 pF
250
ps
tHLT
Differential High to Low Transition
Time
10% to 90%, CL = 2.5 pF
250
ps
ps (max)
DCLK to Data Output Skew
50% of DCLK transition to 50% of Data
transition, SDR Mode
and DDR Mode, 0° DCLK
±50
tOSK
tSU
Data to DCLK Set-Up Time
DDR Mode, 90° DCLK
1
ns
tH
DCLK to Data Hold Time
DDR Mode, 90° DCLK
1
ns
tAD
Sampling (Aperture) Delay
Input CLK+ Fall to Acquisition of Data
tAJ
Aperture Jitter
tOD
Input Clock to Data Output Delay (in
addition to Pipeline Delay)
50% of Input Clock transition to 50% of
Data transition
Pipeline Delay (Latency)
DI Outputs
(Note 10,
Note 13)
DId Outputs
DQ Outputs Normal Mode
DQ Outputs DES Mode
Over Range Recovery Time
1.3
ns
0.4
ps rms
3.1
ns
13
14
13
13.5
DQd Outputs Normal Mode
14
DQd Outputs Normal Mode
14.5
Differential VIN step from ±1.2V to 0V to
get accurate conversion
Input Clock
Cycles
1
Input Clock
Cycle
tWU
PD low to Rated Accuracy Conversion
(Wake-Up Time)
500
ns
fSCLK
Serial Clock Frequency
100
MHz
tSSU
Data to Serial Clock Setup Time
2.5
ns (min)
tSH
Data to Serial Clock Hold Time
1
ns (min)
7.1x105
Clock Cycles
tCAL
Calibration Cycle Time
www.national.com
14
Typical
(Note 7)
See Section 1.1.1, Figure 9
(Note 10)
225
Clock Cycles
(min)
See Section 1.1.1, Figure 9
(Note 10)
231
Clock Cycles
(max)
Parameters
Conditions
tCalDly
Calibration delay determined by pin
127 Low
tCalDly
Calibration delay determined by pin
127 High
Units
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. There is no guarantee of operation at the Absolute Maximum
Ratings. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications
and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics
may degrade when the device is not operated under the listed test conditions.
Note 2: All voltages are measured with respect to GND = DR GND = 0V, unless otherwise specified.
Note 3: When the input voltage at any pin exceeds the power supply limits (that is, less than GND or greater than VA), the current at that pin should be limited to
25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to
two. This limit is not placed upon the power, ground and digital output pins.
Note 4: Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor.
Note 5: The analog inputs are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device.
20180204
Note 6: To guarantee accuracy, it is required that VA and VDR be well bypassed. Each supply pin must be decoupled with separate bypass capacitors. Additionally,
achieving rated performance requires that the bottom be well grounded.
Note 7: Typical figures are at TA = 25°C, and represent most likely parametric norms.
Note 8: Calculation of Full-Scale Error for this device assumes that the actual reference voltage is exactly its nominal value. Full-Scale Error for this device,
therefore, is a combination of Full-Scale Error and Reference Voltage Error. See Figure 2. For relationship between Gain Error and Full-Scale Error, see
Specification Definitions for Gain Error.
Note 9: The analog and clock input capacitances are die capacitances only. Additional package capacitances of 0.65 pF differential and 0.95 pF each pin to
ground are isolated from the die capacitances by lead and bond wire inductances.
Note 10: This parameter is guaranteed by design and is not tested in production.
Note 11: This parameter is guaranteed by design and/or characterization and is not tested in production.
Note 12: The digital control pin capacitances are die capacitances only. Additional package capacitance of 1.6 pF each pin to ground are isolated from the die
capacitances by lead and bond wire inductances.
Note 13: Each of the two converters of the ADC08D1000 has two LVDS output buses, which each clock data out at one half the sample rate. The data at each
bus is clocked out at one half the sample rate. The second bus (D0 through D7) has a pipeline latency that is one Input Clock cycle less than the latency of the
first bus (Dd0 through Dd7).
Note 14: Tying VBG to the supply rail will increase the output offset voltage (VOS) by 330mv (typical), as shown in the VOS specification above. Tying VBG to the
supply rail will also affect the differential LVDS output voltage (VOD), causing it to increase by 40mV (typical).
15
www.national.com
ADC08D1000QML
Notes
Symbol
ADC08D1000QML
Specification Definitions
APERTURE (SAMPLING) DELAY is that time required after
the fall of the clock input for the sampling switch to open. The
Sample/Hold circuit effectively stops capturing the input signal and goes into the “hold” mode the aperture delay time
(tAD) after the input clock goes low.
APERTURE JITTER (tAJ) is the variation in aperture delay
from sample to sample. Aperture jitter shows up as input
noise.
Bit Error Rate (B.E.R.) is the probability of error and is defined as the probable number of errors per unit of time divided
by the number of bits seen in that amount of time. A B.E.R. of
10-18 corresponds to a statistical error in one bit about every
four (4) years.
CLOCK DUTY CYCLE is the ratio of the time that the clock
wave form is at a logic high to the total time of one clock period.
DIFFERENTIAL NON-LINEARITY (DNL) is the measure of
the maximum deviation from the ideal step size of 1 LSB.
Measured at 1 GSPS with a ramp input.
EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE
BITS) is another method of specifying Signal-to-Noise and
Distortion Ratio, or SINAD. ENOB is defined as (SINAD −
1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.
FULL POWER BANDWIDTH (FPBW) is a measure of the
frequency at which the reconstructed output fundamental
drops 3 dB below its low frequency value for a full scale input.
GAIN ERROR is the deviation from the ideal slope of the
transfer function. It can be calculated from Offset and FullScale Errors:
Positive Gain Error = Offset Error − Positive Full-Scale
Error
Negative Gain Error = −(Offset Error − Negative FullScale Error)
Gain Error = Negative Full-Scale Error − Positive FullScale Error = Positive Gain Error + Negative Gain Error
INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a straight line through the
input to output transfer function. The deviation of any given
code from this straight line is measured from the center of that
code value. The best fit method is used.
INTERMODULATION DISTORTION (IMD) is the creation of
additional spectral components as a result of two sinusoidal
frequencies being applied to the ADC input at the same time.
It is defined as the ratio of the power in the second and third
order intermodulation products to the power in one of the
original frequencies. IMD is usually expressed in dBFS.
LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is
20180246
FIGURE 1.
LVDS OUTPUT OFFSET VOLTAGE (VOS) is the midpoint
between the D+ and D- pins output voltage; ie., [(VD+) +
( VD-)]/2.
MISSING CODES are those output codes that are skipped
and will never appear at the ADC outputs. These codes cannot be reached with any input value.
MSB (MOST SIGNIFICANT BIT) is the bit that has the largest
value or weight. Its value is one half of full scale.
NEGATIVE FULL-SCALE ERROR (NFSE) is a measure of
how far the last code transition is from the ideal 1/2 LSB above
a differential −435 mV with the FSR pin high, or 1/2 LSB above
a differential −325 mV with the FSR pin low. For the ADC08D1000 the reference voltage is assumed to be ideal, so
this error is a combination of full-scale error and reference
voltage error.
OFFSET ERROR (VOFF) is a measure of how far the midscale point is from the ideal zero voltage differential input.
Offset Error = Actual Input causing average of 8k samples to result in an average code of 127.5.
OUTPUT DELAY (tOD) is the time delay (in addition to
Pipeline Delay) after the falling edge of DCLK before the data
update is present at the output pins.
OVER-RANGE RECOVERY TIME is the time required after
the differential input voltages goes from ±1.2V to 0V for the
converter to recover and make a conversion with its rated accuracy.
PIPELINE DELAY (LATENCY) is the number of input clock
cycles between initiation of conversion and when that data is
presented to the output driver stage. New data is available at
every clock cycle, but the data lags the conversion by the
Pipeline Delay plus the tOD.
POSITIVE FULL-SCALE ERROR (PFSE) is a measure of
how far the last code transition is from the ideal 1-1/2 LSB
below a differential +435 mV with the FSR pin high, or 1-1/2
LSB below a differential +325 mV with the FSR pin low. For
the ADC08D1000 the reference voltage is assumed to be
ideal, so this error is a combination of full-scale error and reference voltage error.
POWER SUPPLY REJECTION RATIO (PSRR) can be one
of two specifications. PSRR1 (DC PSRR) is the ratio of the
change in full-scale error that results from a power supply
voltage change from 1.8V to 2.0V. PSRR2 (AC PSRR) is a
measure of how well an a.c. signal riding upon the power
supply is rejected from the output and is measured with a 248
MHz, 50 mVP-P signal riding upon the power supply. It is the
ratio of the output amplitude of that signal at the output to its
amplitude on the power supply pin. PSRR is expressed in dB.
VFS / 2n
where VFS is the differential full-scale amplitude of 650 mV or
870 mV as set by the FSR input and "n" is the ADC resolution
in bits, which is 8 for the ADC08D1000.
LVDS DIFFERENTIAL OUTPUT VOLTAGE (VOD) is the absolute value of the difference between the VD+ & VD- outputs;
each measured with respect to Ground.
www.national.com
16
where Af1 is the RMS power of the fundamental (output) frequency and Af2 through Af10 are the RMS power of the first 9
harmonic frequencies in the output spectrum.
– Second Harmonic Distortion (2nd Harm) is the difference, expressed in dB, between the RMS power in the input
frequency seen at the output and the power in its 2nd harmonic level at the output.
– Third Harmonic Distortion (3rd Harm) is the difference
expressed in dB between the RMS power in the input frequency seen at the output and the power in its 3rd harmonic
level at the output.
Transfer Characteristic
20180222
FIGURE 2. Input / Output Transfer Characteristic
17
www.national.com
ADC08D1000QML
SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in
dB, of the rms value of the input signal at the output to the rms
value of the sum of all other spectral components below onehalf the sampling frequency, not including harmonics or d.c.
SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or
SINAD) is the ratio, expressed in dB, of the rms value of the
input signal at the output to the rms value of all of the other
spectral components below half the input clock frequency, including harmonics but excluding d.c.
SPURIOUS-FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input
signal at the output and the peak spurious signal, where a
spurious signal is any signal present in the output spectrum
that is not present at the input, excluding d.c.
TOTAL HARMONIC DISTORTION (THD) is the ratio expressed in dB, of the rms total of the first nine harmonic levels
at the output to the level of the fundamental at the output. THD
is calculated as
ADC08D1000QML
Timing Diagrams
20180214
FIGURE 3. ADC08D1000 Timing — SDR Clocking
20180259
FIGURE 4. ADC08D1000 Timing — DDR Clocking
www.national.com
18
ADC08D1000QML
20180219
FIGURE 5. Serial Interface Timing
20180220
FIGURE 6. Clock Reset Timing in DDR Mode
20180223
FIGURE 7. Clock Reset Timing in SDR Mode with OUTEDGE Low
19
www.national.com
ADC08D1000QML
20180224
FIGURE 8. Clock Reset Timing in SDR Mode with OUTEDGE High
20180225
FIGURE 9. Self Calibration and On-Command Calibration Timing
20180226
FIGURE 10. For On-Command Calibration Only
(See para. 2.1, The Cal Pin)
www.national.com
20
VA=VDR=1.9V, FCLK=1000MHz, TA=25°C unless otherwise stated.
INL vs CODE
INL vs TEMPERATURE
20180264
20180265
DNL vs. CODE
DNL vs. TEMPERATURE
20180266
20180267
POWER DISSIPATION vs. CLK FREQUENCY
ENOB vs. CLOCK DUTY CYCLE
20180281
20180280
21
www.national.com
ADC08D1000QML
Typical Performance Characteristics
ADC08D1000QML
ENOB vs. TEMPERATURE
ENOB vs. SUPPLY VOLTAGE
20180276
20180277
ENOB vs. CLK FREQUENCY
ENOB vs. INPUT FREQUENCY
20180278
20180279
SNR vs. TEMPERATURE
SNR vs. SUPPLY VOLTAGE
20180268
www.national.com
20180269
22
ADC08D1000QML
SNR vs. CLK FREQUENCY
SNR vs. INPUT FREQUENCY
20180270
20180271
THD vs. TEMPERATURE
THD vs. SUPPLY VOLTAGE
20180272
20180273
THD vs. CLK FREQUENCY
THD vs. INPUT FREQUENCY
20180274
20180275
23
www.national.com
ADC08D1000QML
SFDR vs. TEMPERATURE
SFDR vs. SUPPLY VOLTAGE
20180285
20180284
SFDR vs. CLK FREQUENCY
SFDR vs. INPUT FREQUENCY
20180282
20180283
Spectral Response at FIN = 248 MHZ
Spectral Response at FIN = 498 MHZ
20180287
www.national.com
20180288
24
ADC08D1000QML
CROSSTALK vs SOURCE FREQUENCY
FULL POWER BANDWIDTH
20180263
20180286
STEP RESPONSE
STEP RESPONSE DETAIL VIEW
20180261
20180262
25
www.national.com
ADC08D1000QML
tion 1.1.7 for information on the interaction between Power
Down and Calibration.
During the calibration process, the input termination resistor
is trimmed to a value that is equal to REXT / 33. This external
resistor is located between pin 32 and ground. REXT must be
3300 Ω ±0.1%. With this value, the input termination resistor
is trimmed to be 100 Ω. Because REXT is also used to set the
proper current for the Track and Hold amplifier, for the preamplifiers and for the comparators, other values of REXT should
not be used.
In normal operation, calibration is performed just after application of power and whenever a valid calibration command is
given, which is holding the CAL pin low for at least 640 input
clock cycles, then hold it high for at least another 640 input
clock cycles. The time taken by the calibration procedure is
specified in the A.C. Characteristics Table. Holding the CAL
pin high upon power up will prevent the calibration process
from running until the CAL pin experiences the above-mentioned 640 input clock cycles low followed by 640 cycles high.
CalDly (pin 127) is used to select one of two delay times after
the application of power to the start of calibration. This calibration delay is 225 input clock cycles (about 33.6 ms at 1
GSPS) with CalDly low, or 231 input clock cycles (about 2.15
seconds at 1 GSPS) with CalDly high. These delay values
allow the power supply to come up and stabilize before calibration takes place. If the PD pin is high upon power-up, the
calibration delay counter will be disabled until the PD pin is
brought low. Therefore, holding the PD pin high during power
up will further delay the start of the power-up calibration cycle.
The best setting of the CalDly pin depends upon the poweron settling time of the power supply.
The CalRun output is high whenever the calibration procedure is running. This is true whether the calibration is done at
power-up or on-command.
1.0 Functional Description
The ADC08D1000 is a versatile A/D Converter with an innovative architecture permitting very high speed operation. The
controls available ease the application of the device to circuit
solutions. Optimum performance requires adherence to the
provisions discussed here and in the Applications Information
Section.
While it is not recommended in radiation environments to allow an active pin to float, pins 4, 14 and 127 of the ADC08D1000 are designed to be left floating without jeopardy.
In all discussions throughout this data sheet, whenever a
function is called by allowing a control pin to float, connecting
that pin to a potential of one half the VA supply voltage will
have the same effect as allowing it to float.
1.1 OVERVIEW
The ADC08D1000 uses a calibrated folding and interpolating
architecture that achieves over 7.4 effective bits. The use of
folding amplifiers greatly reduces the number of comparators
and power consumption. Interpolation reduces the number of
front-end amplifiers required, minimizing the load on the input
signal and further reducing power requirements. In addition
to other things, on-chip calibration reduces the INL bow often
seen with folding architectures. The result is an extremely
fast, high performance, low power converter.
The analog input signal that is within the converter's input
voltage range is digitized to eight bits at speeds of 200 MSPS
to 1.3 GSPS, typical. Differential input voltages below negative full-scale will cause the output word to consist of all
zeroes. Differential input voltages above positive full-scale
will cause the output word to consist of all ones. Either of
these conditions at either the "I" or "Q" input will cause the OR
(Out of Range) output to be activated. This single OR output
indicates when the output code from one or both of the channels is below negative full scale or above positive full scale.
Each of the two converters has a 1:2 demultiplexer that feeds
two LVDS output buses. The data on these buses provide an
output word rate on each bus at half the ADC sampling rate
and must be interleaved by the user to provide output words
at the full conversion rate.
The output levels may be selected to be normal or reduced.
Using reduced levels saves power but could result in erroneous data capture of some or all of the bits, especially at
higher sample rates and in marginally designed systems.
1.1.2 Acquiring the Input
Data is acquired at the falling edge of CLK+ (pin 18) and the
digital equivalent of that data is available at the digital outputs
13 input clock cycles later for the DI and DQ output buses and
14 input clock cycles later for the DId and DQd output buses.
There is an additional internal delay called tOD before the data
is available at the outputs. See the Timing Diagram. The ADC08D1000 will convert as long as the input clock signal is
present. The fully differential comparator design and the innovative design of the sample-and-hold amplifier, together
with self calibration, enables a very flat SINAD/ENOB response beyond 1.0 GHz. The ADC08D1000 output data signaling is LVDS and the output format is offset binary.
1.1.1 Self-Calibration
A self-calibration is performed upon power-up and can also
be invoked by the user upon command. Calibration trims the
100Ω analog input differential termination resistor and minimizes full-scale error, offset error, DNL and INL, resulting in
maximizing SNR, THD, SINAD (SNDR) and ENOB. Internal
bias currents are also set with the calibration process. All of
this is true whether the calibration is performed upon power
up or is performed upon command. Running the self calibration is an important part of this chip's functionality and is
required in order to obtain adequate performance. In addition
to the requirement to be run at power-up, self calibration must
be re-run whenever the sense of the FSR pin is changed. For
best performance, we recommend that self calibration be run
20 seconds or more after application of power and whenever
the operating temperature changes significantly, according to
the system design performance specifications. See Section
2.5.2.2 for more information. Calibration can not be initiated
or run while the device is in the power-down mode. See Sec-
www.national.com
1.1.3 Control Modes
Much of the user control can be accomplished with several
control pins that are provided. Examples include initiation of
the calibration cycle, power down mode and full scale range
setting. However, the ADC08D1000 also provides an Extended Control mode whereby a serial interface is used to access
register-based control of several advanced features. The Extended Control mode is not intended to be enabled and
disabled dynamically. Rather, the user is expected to employ
either the normal control mode or the Extended Control mode
at all times. When the device is in the Extended Control mode,
pin-based control of several features is replaced with registerbased control and those pin-based controls are disabled.
These pins are OutV (pin 3), OutEdge/DDR (pin 4), FSR (pin
14) and CalDly/DES (pin 127). See Section 1.2 for details on
the Extended Control mode.
26
source having a duty cycle ratio of 80 / 20 % (worst case)
for both the normal and the Dual Edge Sampling modes.
1.1.5.1 Dual-Edge Sampling
The DES mode allows one of the ADC08D1000's inputs (I or
Q Channel) to be sampled by both ADCs. One ADC samples
the input on the positive edge of the input clock and the other
ADC samples the same input on the other edge of the input
clock. A single input is thus sampled twice per input clock cycle, resulting in an overall sample rate of twice the input clock
frequency, or 2 GSPS with a 1 GHz input clock.
In this mode the outputs are interleaved such that the data is
effectively demultiplexed 1:4. Since the sample rate is doubled, each of the 4 output buses have a 500 MSPS output rate
with a 1 GHz input clock. All data is available in parallel. The
four bytes of parallel data that are output with each clock is in
the following sampling order, from the earliest to the latest:
DQd, DId, DQ, DI. Table 1 indicates what the outputs represent for the various sampling possibilities.
In the non-extended mode of operation only the "I" input can
be sampled in the DES mode. In the extended mode of operation the user can select which input is sampled.
The ADC08D1000 also includes an automatic clock phase
background calibration feature which can be used in DES
mode to automatically and continuously adjust the clock
phase of the I and Q channel. This feature removes the need
to adjust the clock phase setting manually and provides optimal Dual-Edge Sampling ENOB performance.
IMPORTANT NOTE: The background calibration feature in
DES mode does not replace the requirement for On-Command Calibration which should be run before entering DES
mode, or if a large swing in ambient temperature is experienced by the device.
DES Mode should not be used in radiation environments.
See section 2.1
1.1.5 Clocking
The ADC08D1000 must be driven with an a.c. coupled, differential clock signal. Section 2.4 describes the use of the
clock input pins. A differential LVDS output clock is available
for use in latching the ADC output data into whatever device
is used to receive the data.
The ADC08D1000 offers options for input and output clocking. These options include a choice of Dual Edge Sampling
(DES) or "interleaved mode" where the ADC08D1000 performs as a single device converting at twice the input clock
rate, a choice of which DCLK (DCLK) edge the output data
transitions on, and a choice of Single Data Rate (SDR) or
Double Data Rate (DDR) outputs.
The ADC08D1000 also has the option to use a duty cycle
corrected clock receiver as part of the input clock circuit. This
feature is enabled by default and provides improved ADC
clocking especially in the Dual-Edge Sampling mode (DES).
This circuitry allows the ADC to be clocked with a signal
TABLE 1. Input Channel Samples Produced at Data Outputs
Data Outputs (Always
sourced with respect to fall
of DCLK)
Dual-Edge Sampling Mode (DES)
Normal Sampling Mode
I-Channel Selected
Q-Channel Selected *
DI
"I" Input Sampled with Fall of "I" Input Sampled with Fall of "Q" Input Sampled with Fall of
CLK 13 cycles earlier.
CLK 13 cycles earlier.
CLK 13 cycles earlier.
DId
"I" Input Sampled with Fall of "I" Input Sampled with Fall of "Q" Input Sampled with Fall of
CLK 14 cycles earlier.
CLK 14 cycles earlier.
CLK 14 cycles earlier.
DQ
"Q" Input Sampled with Fall of "I" Input Sampled with Rise of "Q" Input Sampled with Rise
CLK 13 cycles earlier.
CLK 13.5 cycles earlier.
of CLK 13.5 cycles earlier.
DQd
"Q" Input Sampled with Fall of
"I" Input Sampled with Rise of "Q" Input Sampled with Rise
CLK 14 cycles after being
CLK 14.5 cycles earlier.
of CLK 14.5 cycles earlier.
sampled.
* Note that, in the DES mode, the "Q" channel input can only be selected for sampling in the Extended Control Mode.
27
www.national.com
ADC08D1000QML
1.1.4 The Analog Inputs
The ADC08D1000 must be driven with a differential input signal. Operation with a single-ended signal is not recommended. It is important that the input signals are either a.c. coupled
to the inputs with the VCMO pin grounded, or d.c. coupled with
the VCMO pin left floating. An input common mode voltage
equal to the VCMO output must be provided when d.c. coupling
is used.
Two full-scale range settings are provided with pin 14 (FSR).
A high on pin 14 causes an input full-scale range setting of
870 mVP-P, while grounding pin 14 causes an input full-scale
range setting of 650 mVP-P. The full-scale range setting operates equally on both ADCs.
In the Extended Control mode, the full-scale input range can
be set to values between 560 mVP-P and 840 mVP-P through
a serial interface. See Section 2.2
ADC08D1000QML
A high on the PDQ pin will power down the "Q" channel and
leave the "I" channel active. There is no provision to power
down the "I" channel independently of the "Q" channel. Upon
return to normal operation, the pipeline will contain meaningless information.
If the PD input is brought high while a calibration is running,
the device will not go into power down until the calibration
sequence is complete. However, if power is applied and PD
is already high, the device will not begin the calibration sequence until the PD input goes low. If a manual calibration is
requested while the device is powered down, the calibration
will not begin at all. That is, the manual calibration input is
completely ignored in the power down state. Calibration will
function with the "Q" channel powered down, but that channel
will not be calibrated if PDQ is high. If the "Q" channel is subsequently to be used, it is necessary to perform a calibration
after PDQ is brought low.
1.1.5.2 OutEdge Setting
To help ease data capture in the SDR mode, the output data
may be caused to transition on either the positive or the negative edge of the output data clock (DCLK). This is chosen
with the OutEdge input (pin 4). A high on the OutEdge input
pin causes the output data to transition on the rising edge of
DCLK, while grounding this input causes the output to transition on the falling edge of DCLK. See Section 2.5.3.
1.1.5.3 Double Data Rate
A choice of single data rate (SDR) or double data rate (DDR)
output is offered. With single data rate the output clock
(DCLK) frequency is the same as the data rate of the two output buses. With double data rate the DCLK frequency is half
the data rate and data is sent to the outputs on both edges of
DCLK. DDR clocking is enabled in non-Extended Control
mode by allowing pin 4 to float.
1.1.6 The LVDS Outputs
The data outputs, the Out Of Range (OR) and DCLK, are
LVDS. Output current sources provide 3 mA of output current
to a differential 100 Ohm load when the OutV input (pin 14) is
high or 2.2 mA when the OutV input is low. For short LVDS
lines and low noise systems, satisfactory performance may
be realized with the OutV input low, which results in lower
power consumption. If the LVDS lines are long and/or the
system in which the ADC08D1000 is used is noisy, it may be
necessary to tie the OutV pin high.
The LVDS data output have a typical common mode voltage
of 800mV when the VBG pin is unconnected and floating. This
common mode voltage can be increased to 1.13V by tying the
VBG pin to VA if a higher common mode is required.
IMPORTANT NOTE: Tying the VBG pin to VA will also increase the differential LVDS output voltage by upto 40mV.
1.2 NORMAL/EXTENDED CONTROL
The ADC08D1000 may be operated in one of two modes. In
the simpler standard control mode, the user affects available
configuration and control of the device through several control
pins. The "extended control mode" provides additional configuration and control options through a serial interface and a
set of 8 registers. The two control modes are selected with
pin 14 (FSR/ECE: Extended Control Enable). The choice of
control modes is required to be a fixed selection and is not
intended to be switched dynamically while the device is operational.
Table 2 shows how several of the device features are affected
by the control mode chosen. See Section 2.1 for use in Radiation Environments.
1.1.7 Power Down
The ADC08D1000 is in the active state when the Power Down
pin (PD) is low. When the PD pin is high, the device is in the
power down mode. In this power down mode the data output
pins (positive and negative) are put into a high impedance
state and the devices power consumption is reduced to a
minimal level. The DCLK+/- and OR +/- are not tri-stated, they
are weakly pulled down to ground internally. Therefore when
both I and Q are powered down the DCLK +/- and OR +/should not be terminated to a DC voltage.
www.national.com
28
Feature
Normal Control Mode
Extended Control Mode
SDR or DDR Clocking
Selected with pin 4
Selected with DE bit in the Configuration
Register
DDR Clock Phase
Not Selectable (0° Phase Only)
Selected with DCP bit in the
Configuration Register. See 1.4
REGISTER DESCRIPTION
SDR Data transitions with rising or falling
Selected with pin 4
DCLK edge
Selected with the OE bit in the
Configuration Register
LVDS output level
Selected with pin 3
Selected with the OV bit (9)in the
Configuration Register
Power-On Calibration Delay
Delay Selected with pin 127
Short delay only.
Full-Scale Range
Options (650 mVP-P or 870 mVP-P)
selected with pin 14. Selected range
applies to both channels.
Up to 512 step adjustments over a
nominal range of 560 mV to 840 mV.
Separate range selected for I- and QChannels. Selected using registers 3H
and Bh
Input Offset Adjust
Not possible
Separate ±45 mV adjustments in 512
steps for each channel using registers 2h
and Ah
Dual Edge Sampling Selection
Enabled with pin 127
Enabled through DES Enable Register
Dual Edge Sampling Input Channel
Selection
Only I-Channel Input can be used
Either I- or Q-Channel input may be
sampled by both ADCs
The Clock Phase is adjusted
automatically
Automatic Clock Phase control can be
selected by setting bit 14 in the DES
Enable register (Dh). The clock phase
can also be adjusted manually through
the Coarse & Fine registers (Eh and Fh)
DES Sampling Clock Adjustment
The default state of the Extended Control Mode is set upon
power-on reset (internally performed by the device) and is
shown in Table 3.
TABLE 3. Extended Control Mode Operation (Pin 14 Floating)
Feature
Extended Control Mode Default State
SDR or DDR Clocking
DDR Clocking
DDR Clock Phase
Data changes with DCLK edge (0° phase)
LVDS Output Amplitude
Normal amplitude
(710 mVP-P)
Calibration Delay
Short Delay
Full-Scale Range
700 mV nominal for both channels
Input Offset Adjust
No adjustment for either channel
Dual Edge Sampling (DES)
Not enabled
address and register value. The data is shifted in MSB first.
Setup and hold times with respect to the SCLK must be observed. See the Timing Diagram.
Each Register access consists of 32 bits, as shown in Figure
5 of the Timing Diagrams. The fixed header pattern is 0000
0000 0001 (eleven zeros followed by a 1). The loading sequence is such that a "0" is loaded first. These 12 bits form
the header. The next 4 bits are the address of the register that
is to be written to and the last 16 bits are the data written to
the addressed register. The addresses of the various registers are indicated in Table 4.
Refer to the Register Description (Section 1.4) for information
on the data to be written to the registers.
1.3 THE SERIAL INTERFACE
The 3-pin serial interface is enabled only when the device is
in the Extended Control mode. The pins of this interface are
Serial Clock (SCLK), Serial Data (SDATA) and Serial Interface Chip Select (SCS) Eight write only registers are accessible through this serial interface.
SCS: This signal should be asserted low while accessing a
register through the serial interface. Setup and hold times with
respect to the SCLK must be observed.
SCLK: Serial data input is accepted with the rising edge of
this signal.
SDATA: Each register access requires a specific 32-bit pattern at this input. This pattern consists of a header, register
29
www.national.com
ADC08D1000QML
TABLE 2. Features and modes
ADC08D1000QML
Subsequent register accesses may be performed immediately, starting with the 33rd SCLK. This means that the SCS input
does not have to be de-asserted and asserted again between
register addresses. It is possible, although not recommended,
to keep the SCS input permanently enabled (at a logic low)
when using extended control.
IMPORTANT NOTE: The Serial Interface should not be used
when calibrating the ADC. Doing so will impair the performance of the device until it is re-calibrated correctly. Programming the serial registers will also reduce dynamic
performance of the ADC for the duration of the register access
time. Not recommended for use in Radiation Environments, See Section 2.1.
Configuration Register
Addr: 1h (0001b)
D15
D14
D13
1
0
1
D7
D6
D5
D4
1
1
1
1
Bit 15
Bit 14
Bit 13
Bit 12
TABLE 4. Register Addresses
4-Bit Address
Loading Sequence:
A3 loaded after H0, A0 loaded last
A3
A2
A1
A0
Hex
Register Addressed
0
0
0
0
0h
Reserved
0
0
0
1
1h
Configuration
0
0
1
0
2h
"I" Ch Offset
0
0
1
1
3h
"I" Ch Full-Scale
Voltage Adjust
0
1
0
0
4h
Reserved
0
1
0
1
5h
Reserved
0
1
1
0
6h
Reserved
0
1
1
1
7h
Reserved
1
0
0
0
8h
Reserved
1
0
0
1
9h
Reserved
1
0
1
0
Ah
"Q" Ch Offset
1
0
1
1
Bh
"Q" Ch Full-Scale
Voltage Adjust
1
1
0
0
Ch
Reserved
1
1
0
1
Dh
DES Enable
1
1
1
0
Eh
DES Coarse Adjust
1
1
1
1
Fh
DES Fine Adjust
Bit 11
Bit 10
Bit 9
1.4 REGISTER DESCRIPTION
Eight write-only registers provide several control and configuration options in the Extended Control Mode. These registers have no effect when the device is in the Normal Control
Mode. Each register description below also shows the PowerOn Reset (POR) state of each control bit.
Bit 8
Bits 7:0
www.national.com
30
W only (0xB2FF)
D11
D10
D9
D8
DCS DCP
D12
nDE
OV
OE
D3
D2
D1
D0
1
1
1
1
Must be set to 1b
Must be set to 0b
Must be set to 1b
DCS:Duty Cycle Stabilizer. When this bit is set
to 1b , a duty cycle stabilzation circuit is
applied to the clock input. When this bit is set
to 0b the stabilzation circuit is disabled.
POR State: 1b
DCP: DDR Clock Phase. This bit only has an
effect in the DDR mode. When this bit is set to
0b, the DCLK edges are time-aligned with the
data bus edges ("0° Phase"). When this bit is
set to 1b, the DCLK edges are placed in the
middle of the data bit-cells ("90° Phase"),
using the one-half speed DCLK shown in
Figure 4 as the phase reference.
POR State: 0b
nDE: DDR Enable. When this bit is set to 0b,
data bus clocking follows the DDR (Dual Data
Rate) mode whereby a data word is output
with each rising and falling edge of DCLK.
When this bit is set to a 1b, data bus clocking
follows the SDR (single data rate) mode
whereby each data word is output with either
the rising or falling edge of DCLK , as
determined by the OutEdge bit.
POR State: 0b
OV: Output Voltage. This bit determines the
LVDS outputs' voltage amplitude and has the
same function as the OutV pin that is used in
the normal control mode. When this bit is set
to 1b, the standard output amplitude of 710
mVP-P is used. When this bit is set to 0b, the
reduced output amplitude of 510 mVP-P is
used.
POR State: 1b
OE: Output Edge. This bit selects the DCLK
edge with which the data words transition in
the SDR mode and has the same effect as the
OutEdge pin in the normal control mode.
When this bit is 1, the data outputs change with
the rising edge of DCLK+. When this bit is 0,
the data output change with the falling edge of
DCLK+.
POR State: 0b
Must be set to 1b.
D15
D14
D13
(MSB)
Addr: Ah (1010b)
W only (0x007F)
D12
D11
D10
D9
Offset Value
D8
D15
(LSB)
(MSB)
D14
D13
W only (0x007F)
D12
D11
D10
D9
Offset Value
D8
(LSB)
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
Sign
1
1
1
1
1
1
1
Sign
1
1
1
1
1
1
1
Bits 15:8
Bit 7
Bit 6:0
Bit 15:8
Offset Value. The input offset of the I-Channel
ADC is adjusted linearly and monotonically by
the value in this field. 00h provides a nominal
zero offset, while FFh provides a nominal 45
mV of offset. Thus, each code step provides
0.176 mV of offset.
POR State: 0000 0000 b
Sign bit. 0b gives positive offset, 1b gives
negative offset.
POR State: 0b
Must be set to 1b
Bit 7
Bit 6:0
I-Channel Full-Scale Voltage Adjust
Addr: 3h (0011b)
Offset Value. The input offset of the QChannel ADC is adjusted linearly and
monotonically by the value in this field. 00h
provides a nominal zero offset, while FFh
provides a nominal 45 mV of offset. Thus,
each code step provides about 0.176 mV of
offset.
POR State: 0000 0000 b
Sign bit. 0b gives positive offset, 1b gives
negative offset.
POR State: 0b
Must be set to 1b
Q-Channel Full-Scale Voltage Adjust
W only (0x807F)
Addr: Bh (1011b)
D15
D14
D13
D12
(MSB)
D11
D10
D9
D15
D8
D14
D13
W only (0x807F)
D12
(MSB)
Adjust Value
D11
D10
D9
D8
Adjust Value
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
(LSB)
1
1
1
1
1
1
1
(LSB)
1
1
1
1
1
1
1
Bit 15:7
0000 0000 0
1000 0000 0
Default Value
1111 1111 1
Bits 6:0
Bit 15:7
Full Scale Voltage Adjust Value. The input fullscale voltage or gain of the I-Channel ADC is
adjusted linearly and monotonically with a 9 bit
data value. The adjustment range is ±20% of
the nominal 700 mVP-P differential value.
Full Scale Voltage Adjust Value. The input fullscale voltage or gain of the I-Channel ADC is
adjusted linearly and monotonically with a 9 bit
data value. The adjustment range is ±20% of
the nominal 700 mVP-P differential value.
560mVP-P
0000 0000 0
560mVP-P
700mVP-P
1000 0000 0
700mVP-P
1111 1111 1
840mVP-P
840mVP-P
For best performance, it is recommended that
the value in this field be limited to the range of
00100 000 0b to 1110 0000 0b. i.e., limit the
amount of adjustment to ±15%. The remaining
±5% headroom allows for the ADC's own full
scale variation. A gain adjustment does not
require ADC re-calibration.
POR State: 1000 0000 0b (no adjustment)
Must be set to 1b
Bits 6:0
31
For best performance, it is recommended that
the value in this field be limited to the range of
00100 000 0b to 1110 0000 0b. i.e., limit the
amount of adjustment to ±15%. The remaining
±5% headroom allows for the ADC's own full
scale variation. A gain adjustment does not
require ADC re-calibration.
POR State: 1000 0000 0b (no adjustment)
Must be set to 1b
www.national.com
ADC08D1000QML
Q-Channel Offset
I-Channel Offset
Addr: 2h (0010b)
ADC08D1000QML
1.4.1 Note Regarding Extended Mode Offset Correction
When using the I or Q channel Offset Adjust registers, the
following information should be noted.
For offset values of +0000 0000 and -0000 0000, the actual
offset is not the same. By changing only the sign bit in this
case, an offset step in the digital output code of about 1/10th
of an LSB is experienced. This is shown more clearly in the
Figure below.
DES Enable
Addr: Dh (1101b)
W only (0x3FFF)
D15
D14
D13
D12
D11
D10
D9
D8
DEN
ACP
1
1
1
1
1
1
D7
D6
D5
D4
D3
D2
D1
D0
1
1
1
1
1
1
1
1
Bit 15
Bit 14
Bits 13:0
www.national.com
DES Enable. Setting this bit to 1b enables the
Dual Edge Sampling mode. In this mode the
ADCs in this device are used to sample and
convert the same analog input in a timeinterleaved manner, accomplishing a
sampling rate of twice the input clock rate.
When this bit is set to 0b, the device operates
in the normal dual channel mode.
POR State: 0b
Automatic Clock Phase Control. (ACP) Setting
this bit to 1b enables the Automatic Clock
Phase Control. In this mode the DES Coarse
and Fine manual controls are disabled. A
phase detection circuit continually adjusts the
I and Q sampling edges to be 180 degrees out
of phase. When this bit is set to 0b, the sample
(input) clock delay between the I and Q
channels is set manually using the DES
Coarse and Fine Adjust registers. (See
Section 2.4.5 for important application
information) Using the ACP Control option
is recommended over the manual DES
settings.
POR State: 0b
Must be set to 1b
32
ADC08D1000QML
20180230
FIGURE 11. Extended Mode Offset Behaviour
1.5 MULTIPLE ADC SYNCHRONIZATION
The ADC08D1000QML has the capability to precisely reset
its sampling clock input to DCLK output relationship as determined by the user-supplied DCLK_RST pulse. This allows
multiple ADCs in a system to have their DCLK (and data) outputs transition at the same time with respect to the shared
CLK input that they all use for sampling.
The DCLK_RST signal must observe some timing requirements that are shown in Figure 6, Figure 7 and Figure 8 of the
Timing Diagrams. The DCLK_RST pulse must be of a minimum width and its deassertion edge must observe setup and
hold times with respect to the CLK input rising edge. These
times are specified in the AC Electrical Characteristics Table.
The DCLK_RST signal can be asserted asynchronous to the
input clock. If DCLK_RST is asserted, the DCLK output is held
in a designated state. The state in which DCLK is held during
the reset period is determined by the mode of operation (SDR/
DDR) and the setting of the Output Edge configuration pin or
bit. (Refer to Figure 6, Figure 7 and Figure 8 for the DCLK
reset state conditions). Therefore, depending upon when the
DCLK_RST signal is asserted, there may be a narrow pulse
on the DCLK line during this reset event. When the
DCLK_RST signal is de-asserted in synchronization with the
CLK rising edge, the next CLK falling edge synchronizes the
DCLK output with those of other ADC08D1000QMLs in the
system. The DCLK output is enabled again after a constant
delay (relative to the input clock frequency) which is equal to
the CLK input to DCLK output delay (tSD). The device always
exhibits this delay characteristic in normal operation.
The DCLK-RST pin should NOT be brought high while the
calibration process is running (while CalRun is high). Doing
so could cause a digital glitch in the digital circuitry, resulting
in corruption and invalidation of the calibration.
2.0 Applications Information
2.1 APPLICATIONS IN RADIATION ENVIRONMENTS
Applying the ADC08D1000 in a radiation environment should
be done with careful consideration to that environment. The
QMLV version of this part has been rated to tolerate a high
total dose of ionizing radiation by test method 1019 of MILSTD-883, it is also designed to withstand SEE (Single Event
Effects) and greatly mitigate these effects, however, there are
still some recommendations and cautions.
Extended Control mode, using the serial interface feature,
should not be used in radiation environments. This is because
the D Flip Flops used in the serial interface registers are not
SET/SEU immune. Also, the serial interface is a write-only
interface, and a register that has changed states cannot be
read back and, therefore, is undetectable.
Dual-Edge Sampling Mode, DES Mode should not be used
in radiation environments. This is because the cal circuitry
when in DES Mode is not SET/SEU (Single Event Transient
and Single Event Upset, both are types of SEE effects) immune.
Floating pins. There are three tri-level pins which activate
the following modes when left floating: FSR/ECE, OutEdge/
DDR/SDATA, and CalDly/DES/SCS. As pointed out in the last
paragraph, Extended Control mode should not be used in radiation environments, thus, the FSR/ECE mode should not be
left floating or connected to Va/2, either a logic high or logic
low should be applied to this pin. If DDR or DES modes need
to be used, then it is strongly recommended that the floating
method of establishing Va/2 on these pins not be employed.
Due to the potential of increased leakage of the input protection diodes after large ionizing doses, the midpoint voltage
(Va/2 or 0.95V) should be voltage forced or formed with a
33
www.national.com
ADC08D1000QML
resistor divider from the analog supply to ground with two 2K
ohm resistors. The internal voltage divider resistors provide
too little current to set the midpoint voltage reliably in radiation
environments.
The CAL pin should be kept at a logic high at all times during
normal operation in radiation environments and calibration
should be manually initiated by bringing the CAL pin low and
then back high again. This will prevent POR initiated calibrations. The POR circuit is susceptible to SET. A POR during
normal operation would not be acceptable if it erased register
settings or initiated a calibration cycle (during the calibration
cycle the ADC cannot be used). In the QML version of the
ADC08D1000, all internal registers resets will be connected
to the calibration reset, not POR. Therefore, a POR during
normal operations will not cause registers to be erased and,
if the CAL pin is kept at a logic high, POR initiated calibration
will not occur. In the QML version of the ADC08D1000, the
POR will only be used to reset the self-timer for AUTO-CAL,
whose functionality is maintained for backwards compatibility
only. Also, when using the QML version of the ADC08D1000
as described in this paragraph, the calibration registers will
initiate randomly and remain so until a calibration cycle has
been initiated. In the QML version of the ADC08D1000, with
the CAL pin kept at a logic high, a POR event essentially does
“nothing” except reset the AUTO-CAL self-timer.
TABLE 5. DIFFERENTIAL INPUT TO OUTPUT
RELATIONSHIP (Non-Extended Control Mode, FSR High)
VIN−
Output Code
VCM + 217.5mV
0000 0000
VCM − 109 mV
VCM + 109 mV
0100 0000
VCM
0111 1111 /
1000 0000
VCM + 109 mV
VCM −109 mV
1100 0000
VCM + 217.5mV
VCM − 217.5mV
1111 1111
VCM
The buffered analog inputs simplify the task of driving these
inputs and the RC pole that is generally used at sampling ADC
inputs is not required. If it is desired to use an amplifier circuit
before the ADC, use care in choosing an amplifier with adequate noise and distortion performance and adequate gain at
the frequencies used for the application.
Note that a precise d.c. common mode voltage must be
present at the ADC inputs. This common mode voltage,
VCMO, is provided on-chip when a.c. input coupling is used
and the input signal is a.c. coupled to the ADC.
When the inputs are a.c. coupled, the VCMO output must be
grounded, as shown in Figure 12. This causes the on-chip
VCMO voltage to be connected to the inputs through on-chip
50k-Ohm resistors.
IMPORTANT NOTE: An Analog input channel that is not used
(e.g. in DES Mode) should be left floating when the inputs are
a.c. coupled. Do not connect an unused analog input to
ground.
2.2 THE REFERENCE VOLTAGE
The voltage reference for the ADC08D1000 is derived from a
1.254V bandgap reference, a buffered version of which is
made available at pin 31, VBG for user convenience and has
an output current capability of ±100 μA. This reference voltage should be buffered if more current is required.
The internal bandgap-derived reference voltage has a nominal value of 650 mV or 870 mV, as determined by the FSR
pin and described in Section 1.1.4.
There is no provision for the use of an external reference voltage, but the full-scale input voltage can be adjusted through
a Configuration Register in the Extended Control mode, as
explained in Section 1.2.
Differential input signals up to the chosen full-scale level will
be digitized to 8 bits. Signal excursions beyond the full-scale
range will be clipped at the output. These large signal excursions will also activate the OR output for the time that the
signal is out of range. See Section 2.3.2.
One extra feature of the VBG pin is that it can be used to raise
the common mode voltage level of the LVDS outputs. The
output offset voltage (VOS) is typically 800mV when the VBG
pin is used as an output or left unconnected. To raise the
LVDS offset voltage to a typical value of 1200mV the VBG pin
can be connected directly to the supply rails.
20180244
FIGURE 12. Differential Input Drive
When the d.c. coupled mode is used, a common mode voltage must be provided at the differential inputs. This common
mode voltage should track the VCMO output pin. Note that the
VCMO output potential will change with temperature. The common mode output of the driving device should track this
change.
IMPORTANT NOTE: An analog input channel that is not used
(e.g. in DES Mode) should be tied to the VCMO voltage when
the inputs are d.c coupled. Do not connect unused analog
inputs to ground.
Full-scale distortion performance falls off rapidly as the
input common mode voltage deviates from VCMO. This is
a direct result of using a very low supply voltage to minimize power. Keep the input common voltage within 50
mV of VCMO.
Performance is as good in the d.c. coupled mode as it is
in the a.c. coupled mode, provided the input common
mode voltage at both analog inputs remain within 50 mV
of VCMO.
2.3 THE ANALOG INPUT
The analog input is a differential one to which the signal
source may be a.c. coupled or d.c. coupled. The full-scale
input range is selected with the FSR pin to be 650 mVP-P or
870 mVP-P, or can be adjusted to values between 560 mVPP and 840 mVP-P in the Extended Control mode through the
Serial Interface. For best performance, it is recommended
that the full-scale range be kept between 595 mVP-P and 805
mVP-P in the Extended Control mode.
Table 5 gives the input to output relationship with the FSR pin
high and the normal (non-extended) mode is used. With the
FSR pin grounded, the millivolt values in Table 5 are reduced
to 75% of the values indicated. In the Enhanced Control
Mode, these values will be determined by the full scale range
and offset settings in the Control Registers.
www.national.com
VIN+
VCM − 217.5mV
34
2.3.2 Out Of Range (OR) Indication
When the conversion result is clipped the Out of Range output
is activated such that OR+ goes high and OR- goes low. This
output is active as long as accurate data on either or both of
the buses would be outside the range of 00h to FFh.
2.3.3 Full-Scale Input Range
As with all A/D Converters, the input range is determined by
the value of the ADC's reference voltage. The reference voltage of the ADC08D1000 is derived from an internal band-gap
reference. The FSR pin controls the effective reference voltage of the ADC08D1000 such that the differential full-scale
input range at the analog inputs is 870 mVP-P with the FSR
pin high, or is 650 mVP-P with FSR pin low. Best SNR is obtained with FSR high, but better distortion and SFDR are
obtained with the FSR pin low.
20180255
FIGURE 13. Example of Servoing the Analog Input with
VCMO
One such circuit should be used in front of the VIN+ input and
another in front of the VIN− input. In that figure, RD1, RD2 and
RD3 are used to divide the VCMO potential so that, after being
gained up by the amplifier, the input common mode voltage
is equal to VCMO from the ADC. RD1 and RD2 are split to allow
the bypass capacitor to isolate the input signal from VCMO.
RIN, RD2 and RD3 will divide the input signal, if necessary. Capacitor "C" in Figure 13 should be chosen to keep any component of the input signal from affecting VCMO.
Be sure that the current drawn from the VCMO output does not
exceed 100 μA.
The Input impedance in the d.c. coupled mode (VCMO pin not
grounded) consists of a precision 100Ω resistor between VIN
+ and VIN− and a capacitance from each of these inputs to
ground. In the a.c. coupled mode the input appears the same
except there is also a resistor of 50K between each analog
input pin and the VCMO potential.
Driving the inputs beyond full scale will result in a saturation
or clipping of the reconstructed output.
2.4 THE CLOCK INPUTS
The ADC08D1000 has differential LVDS clock inputs, CLK+
and CLK-, which must be driven with an a.c. coupled, differential clock signal. Although the ADC08D1000 is tested and
its performance is guaranteed with a differential 1.0 GHz
clock, it typically will function well with input clock frequencies
indicated in the Electrical Characteristics Table. The clock inputs are internally terminated and biased. The input clock
signal must be capacitively coupled to the clock pins as indicated in Figure 15.
Operation up to the sample rates indicated in the Electrical
Characteristics Table is typically possible if the maximum ambient temperatures indicated are not exceeded. Operating at
higher sample rates than indicated for the given ambient temperature may result in reduced device reliability and product
lifetime. This is because of the higher power consumption and
die temperatures at high sample rates. Important also for reliability is proper thermal management . See Section 2.7.2.
2.3.1 Handling Single-Ended Input Signals
There is no provision for the ADC08D1000 to adequately process single-ended input signals. The best way to handle
single-ended signals is to convert them to differential signals
before presenting them to the ADC. The easiest way to accomplish single-ended to differential signal conversion is with
an appropriate balun-connected transformer, as shown in
Figure 14.
20180247
FIGURE 15. Differential (LVDS) Input Clock Connection
20180211
The differential input clock line pair should have a characteristic impedance of 100Ω and (when using a balun), be terminated at the clock source in that (100Ω) characteristic
impedance. The input clock line should be as short and as
direct as possible. The ADC08D1000 clock input is internally
terminated with an untrimmed 100Ω resistor.
Insufficient input clock levels will result in poor dynamic performance. Excessively high input clock levels could cause a
change in the analog input offset voltage. To avoid these
FIGURE 14. Single-Ended To Differential Signal
Conversion With A Balun-Connected Transformer
The 100 Ohm external resistor placed accross the output terminals of the balun in parallel with the ADC08D1000's on-chip
100 Ohm resistor makes a 50 Ohms differential impedance
at the balun output. Or, 25 Ohms to virtual ground at each of
the balun output terminals.
35
www.national.com
ADC08D1000QML
Looking into the balun, the source sees the impedance of the
first coil in series with the impedance at the output of that coil.
Since the transformer has a 1:1 turns ratio, the impedance
across the first coil is exactly the same as that at the output
of the second coil, namely 25 Ohms to virtual ground. So, the
25 Ohms across the first coil in series with the 25 Ohms at its
output gives 50 Ohms total impedance to match the source.
If d.c. coupling is used, it is best to servo the input common
mode voltage, using the VCMO pin, to maintain optimum performance. An example of this type of circuit is shown in Figure
13.
ADC08D1000QML
problems, keep the input clock level within the range specified
in the Electrical Characteristics Table.
The low and high times of the input clock signal can affect the
performance of any A/D Converter. The ADC08D1000 features a duty cycle clock correction circuit which can maintain
performance over temperature even in DES mode. The ADC
will meet its performance specification if the input clock
high and low times are maintained within the range
(30/70% ratio).
High speed, high performance ADCs such as the ADC08D1000 require a very stable input clock signal with minimum phase noise or jitter. ADC jitter requirements are defined
by the ADC resolution (number of bits), maximum ADC input
frequency and the input signal amplitude relative to the ADC
input full scale range. The maximum jitter (the sum of the jitter
from all sources) allowed to prevent a jitter-induced reduction
in SNR is found to be
setting of CalDly, as described in the Calibration Delay Section, below.
The calibration process will not be performed if the CAL pin
is high at power up. In this case, the calibration cycle will not
begin until the on-command calibration conditions are met.
The ADC08D1000 will function with the CAL pin held high at
power up, but no calibration will be done and performance will
be impaired. A manual calibration, however, may be performed after powering up with the CAL pin high. See OnCommand Calibration Section 2.5.2.2.
The internal power-on calibration circuitry comes up in an unknown logic state. If the input clock is not running at power up
and the power on calibration circuitry is active, it will hold the
analog circuitry in power down and the power consumption
will typically be less than 200 mW. The power consumption
will be normal after the clock starts.
2.5.2.2 On-Command Calibration
On-command calibration may be run at any time in NORMAL (non-DES) mode only. Do not run a calibration while
operating the ADC in Auto DES Mode.
If the ADC is operating in Auto DES mode and a calibration
cycle is required then the controlling application should bring
the ADC into normal (non DES) mode before an On Command calibration is initiated. Once calibration has completed,
the ADC can be put back into Auto DES mode.
To initiate an on-command calibration, bring the CAL pin high
for a minimum of 640 input clock cycles after it has been low
for a minimum of 640 input clock cycles. Holding the CAL pin
high upon power up will prevent execution of power-on calibration until the CAL pin is low for a minimum of 640 input
clock cycles, then brought high for a minimum of another 640
input clock cycles. The calibration cycle will begin 640 input
clock cycles after the CAL pin is thus brought high. The CalRun signal should be monitored to determine when the calibration cycle has completed.
The minimum 640 input clock cycle sequences are required
to ensure that random noise does not cause a calibration to
begin when it is not desired. As mentioned in section 1.1.1 for
best performance, a self calibration should be performed 20
seconds or more after power up and repeated when the operating temperature changes significantly, according to the
particular system performance requirements. As can be seen
in the following figures ENOB drops slightly with increasing
junction temperature, and a self calibration eliminates the
change. In the first example (see Figure 16), a sample clock
of 1GSPS is used to capture a full-scale 749MHz signal at the
I-channel input as the junction temperature (TJ) is increased
from 65°C to 125°C with no intermediate calibration cycles.
The vertical line at 125°C is the result of an on-command calibration cycle that essentially eliminates the drop in ENOB. Of
course, calibration cycles can be run more often, at smaller
intervals of temperature change, if system design specifications require it. In the second example (see Figure 17), the
test method is the same and the I-channel input signal is
249MHz. The variation in ENOB vs. TJ has a smaller range
then the previous example, and is again removed by an oncommand calibration cycle at the maximum test temperature.
tJ(MAX) = (VIN(P-P)/VINFSR) x (1/(2(N+1) x π x fIN))
where tJ(MAX) is the rms total of all jitter sources in seconds,
VIN(P-P) is the peak-to-peak analog input signal, VINFSR is the
full-scale range of the ADC, "N" is the ADC resolution in bits
and fIN is the maximum input frequency, in Hertz, to the ADC
analog input.
Note that the maximum jitter described above is the arithmetic
sum of the jitter from all sources, including that in the ADC
input clock, that added by the system to the ADC input clock
and input signals and that added by the ADC itself. Since the
effective jitter added by the ADC is beyond user control, the
best the user can do is to keep the sum of the externally added
input clock jitter and the jitter added by the analog circuitry to
the analog signal to a minimum.
Input clock amplitudes above those specified in the Electrical
Characteristics Table may result in increased input offset voltage. This would cause the converter to produce an output
code other than the expected 127/128 when both input pins
are at the same potential.
2.5 CONTROL PINS
Six control pins (without the use of the serial interface) provide
a wide range of possibilities in the operation of the ADC08D1000 and facilitate its use. These control pins provide
Full-Scale Input Range setting, Self Calibration, Calibration
Delay, Output Edge Synchronization choice, LVDS Output
Level choice and a Power Down feature.
2.5.1 Full-Scale Input Range Setting
The input full-scale range can be selected to be either 650
mVP-P or 870 mVP-P, as selected with the FSR control input
(pin 14) in the Normal Mode of operation. In the Extended
Control Mode, the input full-scale range may be set to be
anywhere from 560 mVP-P to 840 mVP-P. See Section 2.2 for
more information.
2.5.2 Self Calibration
The ADC08D1000 self-calibration must be run to achieve
specified performance. The calibration procedure is run upon
power-up and can be run any time on command. The calibration procedure is exactly the same whether there is an
input clock present upon power up or if the clock begins some
time after application of power. The CalRun output indicator
is high while a calibration is in progress. Note that DCLK outputs are not active during a calibration cycle.
2.5.2.1 Power-On Calibration
Power-on calibration begins after a time delay following the
application of power. This time delay is determined by the
www.national.com
36
2.5.4 LVDS Output Level Control
The output level can be set to one of two levels with OutV
(pin3). The strength of the output drivers is greater with OutV
high. With OutV low there is less power consumption in the
output drivers, but the lower output level means decreased
noise immunity.
For short LVDS lines and low noise systems, satisfactory performance may be realized with the OutV input low. If the LVDS
lines are long and/or the system in which the ADC08D1000QML is used is noisy, it may be necessary to tie
the OutV pin high.
20180257
FIGURE 16. ENOB vs. Junction Temperature, 749MHz
input
2.5.5 Dual Edge Sampling
The Dual Edge Sampling mode should not be used in radiation environments.
The Dual Edge Sampling (DES) feature causes one of the two
input pairs to be routed to both ADCs. The other input pair is
deactivated. One of the ADCs samples the input signal on one
input clock edge (duty cycle corrected), the other samples the
input signal on the other input clock edge (duty cycle corrected). The result is a 1:4 demultiplexed output with a sample
rate that is twice the input clock frequency.
To use this feature in the non-enhanced control mode, allow
pin 127 to float and the signal at the "I" channel input will be
sampled by both converters. The Calibration Delay will then
only be a short delay.
In the enhanced control mode, either input may be used for
dual edge sampling. See Section 1.1.5.1.
IMPORTANT NOTES :
1) For the Extended Control Mode - When using the Automatic Clock Phase Control feature in dual edge sampling
mode, it is important that the automatic phase control is disabled (set bit 14 of DES Enable register Dh to 0) before the
ADC is powered up. Not doing so may cause the device not
to wakeup from the powerdown state.
2) For the Non-Extended Control Mode - When the ADC08D1000 is powered up and DES mode is required, ensure
that pin 127 (CalDly/DES/SCS) is initially pulled low during or
after the power up sequence. The pin can then be allowed to
float or be tied to V A / 2 to enter the DES mode. This will ensure that the part enters the DES mode correctly.
3) The automatic phase control should also be disabled if the
input clock is interrupted or stopped for any reason. This is
also the case if a large abrupt change in the clock frequency
occurs.
4) If a calibration of the ADC is required in Auto DES mode,
the device must be returned to the Normal Mode of operation
before performing a calibration cycle. Once the Calibration
has been completed, the device can be returned to the Auto
DES mode and operation can resume.
20180258
FIGURE 17. ENOB vs. Junction Temperature, 249MHz
input
2.5.2.3 Calibration Delay
The CalDly input (pin 127) is used to select one of two delay
times after the application of power to the start of calibration,
as described in Section 1.1.1. The calibration delay values
allow the power supply to come up and stabilize before calibration takes place. With no delay or insufficient delay, calibration would begin before the power supply is stabilized at
its operating value and result in non-optimal calibration coefficients. If the PD pin is high upon power-up, the calibration
delay counter will be disabled until the PD pin is brought low.
Therefore, holding the PD pin high during power up will further
delay the start of the power-up calibration cycle. The best
setting of the CalDly pin depends upon the power-on settling
time of the power supply.
Note that the calibration delay selection is not possible in the
Extended Control mode and the short delay time is used.
2.5.3 Output Edge Synchronization
DCLK signals are available to help latch the converter output
data into external circuitry. The output data can be synchronized with either edge of these DCLK signals. That is, the
output data transition can be set to occur with either the rising
37
www.national.com
ADC08D1000QML
edge or the falling edge of the DCLK signal, so that either
edge of that DCLK signal can be used to latch the output data
into the receiving circuit.
When OutEdge (pin 4) is high, the output data is synchronized
with (changes with) the rising edge of the DCLK+ (pin 82).
When OutEdge is low, the output data is synchronized with
the falling edge of DCLK+.
At the very high speeds of which the ADC08D1000 is capable,
slight differences in the lengths of the DCLK and data lines
can mean the difference between successful and erroneous
data capture. The OutEdge pin is used to capture data on the
DCLK edge that best suits the application circuit and layout.
ADC08D1000QML
As is the case with all high speed converters, the ADC08D1000 should be assumed to have little power supply
noise rejection. Any power supply used for digital circuitry in
a system where a lot of digital power is being consumed
should not be used to supply power to the ADC08D1000. The
ADC supplies should be the same supply used for other analog circuitry, if not a dedicated supply.
2.5.6 Power Down Feature
The Power Down pins (PD and PDQ) allow the ADC08D1000
to be entirely powered down (PD) or the "Q" channel to be
powered down and the "I" channel to remain active. See Section 1.1.7 for details on the power down feature.
The digital data (+/-) output pins are put into a high impedance
state when the PD pin for the respective channel is high. Upon
return to normal operation, the pipeline will contain meaningless information and must be flushed.
If the PD input is brought high while a calibration is running,
the device will not go into power down until the calibration
sequence is complete. However, if power is applied and PD
is already high, the device will not begin the calibration sequence until the PD input goes low. If a manual calibration is
requested while the device is powered down, the calibration
will not begin at all. That is, the manual calibration input is
completely ignored in the power down state.
2.7.1 Supply Voltage
The ADC08D1000 is specified to operate with a supply voltage of 1.9V ±0.1V. It is very important to note that, while this
device will function with slightly higher supply voltages, these
higher supply voltages may reduce product lifetime.
No pin should ever have a voltage on it that is in excess of the
supply voltage or below ground by more than 150 mV, not
even on a transient basis. This can be a problem upon application of power and power shut-down. Be sure that the supplies to circuits driving any of the input pins, analog or digital,
do not come up any faster than does the voltage at the ADC08D1000QML power pins.
The Absolute Maximum Ratings should be strictly observed,
even during power up and power down. A power supply that
produces a voltage spike at turn-on and/or turn-off of power
can destroy the ADC08D1000. The circuit of Figure 18 will
provide supply overshoot protection.
Many linear regulators will produce output spiking at poweron unless there is a minimum load provided. Active devices
draw very little current until their supply voltages reach a few
hundred millivolts. The result can be a turn-on spike that can
destroy the ADC08D1000, unless a minimum load is provided
for the supply. The 100Ω resistor at the regulator output provides a minimum output current during power-up to ensure
there is no turn-on spiking.
In the circuit of Figure 18, an LM317 linear regulator is satisfactory if its input supply voltage is 4V to 5V . If a 3.3V supply
is used, an LM1086 linear regulator is recommended.
2.6 THE DIGITAL OUTPUTS
The ADC08D1000 demultiplexes the output data of each of
the two ADCs on the die onto two LVDS output buses (total
of four buses, two for each ADC). For each of the two converters, the results of successive conversions started on the
odd falling edges of the CLK+ pin are available on one of the
two LVDS buses, while the results of conversions started on
the even falling edges of the CLK+ pin are available on the
other LVDS bus. This means that, the word rate at each LVDS
bus is 1/2 the ADC08D1000 input clock rate and the two buses must be multiplexed to obtain the entire 1 GSPS conversion result.
Since the minimum recommended input clock rate for this
device is 200 MSPS (normal non DES mode), the effective
rate can be reduced to as low as 100 MSPS by using the
results available on just one of the the two LVDS buses and
a 200 MHz input clock, decimating the 200 MSPS data by two.
There is one LVDS output clock pair (DCLK+/-) available for
use to latch the LVDS outputs on all buses. Whether the data
is sent at the rising or falling edge of DCLK is determined by
the sense of the OutEdge pin, as described in Section 2.5.3.
DDR (Double Data Rate) clocking can also be used. In this
mode a word of data is presented with each edge of DCLK,
reducing the DCLK frequency to 1/4 the input clock frequency.
See the Timing Diagram section for details.
The OutV pin is used to set the LVDS differential output levels.
See Section 2.5.4.
The output format is Offset Binary. Accordingly, a full-scale
input level with VIN+ positive with respect to VIN− will produce
an output code of all ones, a full-scale input level with VIN−
positive with respect to VIN+ will produce an output code of all
zeros and when VIN+ and VIN− are equal, the output code will
vary between codes 127 and 128.
20180254
FIGURE 18. Non-Spiking Power Supply
The output drivers should have a supply voltage, VDR, that is
within the range specified in the Operating Ratings table. This
voltage should not exceed the VA supply voltage.
If the power is applied to the device without an input clock
signal present, the current drawn by the device might be below 200 mA. This is because the ADC08D1000 gets reset
through clocked logic and its initial state is unknown. If the
reset logic comes up in the "on" state, it will cause most of the
analog circuitry to be powered down, resulting in less than
100 mA of current draw. This current is greater than the power
down current because not all of the ADC is powered down.
The device current will be normal after the input clock is established.
2.7 POWER CONSIDERATIONS
A/D converters draw sufficient transient current to corrupt
their own power supplies if not adequately bypassed. A 33 µF
capacitor should be placed within an inch (2.5 cm) of the A/D
converter power pins. A 0.1 µF capacitor should be placed as
close as possible to each VA pin, preferably within one-half
centimeter. Leadless chip capacitors are preferred because
they have low lead inductance.
The VA and VDR supply pins should be isolated from each
other to prevent any digital noise from being coupled into the
analog portions of the ADC. A ferrite choke, such as the JW
Miller FB20009-3B, is recommended between these supply
lines when a common source is used for them.
www.national.com
2.7.2 Thermal Management
The ADC08D1000 is capable of impressive speeds and performance at very low power levels for its speed. However, the
38
2.8 LAYOUT AND GROUNDING
Proper grounding and proper routing of all signals are essential to ensure accurate conversion. A single ground plane
should be used, instead of splitting the ground plane into analog and digital areas.
Since digital switching transients are composed largely of
high frequency components, the skin effect tells us that total
ground plane copper weight will have little effect upon the
logic-generated noise. Total surface area is more important
than is total ground plane volume. Coupling between the typically noisy digital circuitry and the sensitive analog circuitry
can lead to poor performance that may seem impossible to
isolate and remedy. The solution is to keep the analog circuitry well separated from the digital circuitry.
High power digital components should not be located on or
near any linear component or power supply trace or plane that
services analog or mixed signal components as the resulting
common return current path could cause fluctuation in the
analog input “ground” return of the ADC, causing excessive
noise in the conversion result.
Generally, we assume that analog and digital lines should
cross each other at 90° to avoid getting digital noise into the
analog path. In high frequency systems, however, avoid
crossing analog and digital lines altogether. The input clock
lines should be isolated from ALL other lines, analog AND
digital. The generally accepted 90° crossing should be avoided as even a little coupling can cause problems at high
frequencies. Best performance at high frequencies is obtained with a straight signal path.
The analog input should be isolated from noisy signal traces
to avoid coupling of spurious signals into the input. This is
especially important with the low level drive required of the
ADC08D1000. Any external component (e.g., a filter capacitor) connected between the converter's input and ground
should be connected to a very clean point in the analog
ground plane. All analog circuitry (input amplifiers, filters, etc.)
should be separated from any digital components.
20180221
FIGURE 19. Recommended Package Land Pattern
Since a large aperture opening may result in poor release, the
aperture opening should be subdivided into an array of smaller openings, similar to the land pattern of Figure 19.
To minimize junction temperature, it is recommended that a
simple heat sink be built into the PCB. This is done by including a copper area of about 2.25 square inches (14.52 square
cm) on the opposite side of the PCB. This copper area may
be plated or solder coated to prevent corrosion, but should
not have a conformal coating, which could provide some thermal insulation. Thermal vias should be used to connect these
top and bottom copper areas. These thermal vias act as "heat
pipes" to carry the thermal energy from the device side of the
board to the opposite side of the board where it can be more
effectively dissipated. The use of approximately 100 thermal
vias is recommended. Use of a higher weight if copper on the
internal ground plane is recommended, (i.e. 2OZ instead of
1OZ, for thermal considerations only.
2.9 DYNAMIC PERFORMANCE
The ADC08D1000 is a.c. tested and its dynamic performance
is guaranteed. To meet the published specifications and avoid
jitter-induced noise, the clock source driving the CLK input
must exhibit low rms jitter. The allowable jitter is a function of
the input frequency and the input signal level, as described in
Section 2.4.
It is good practice to keep the ADC input clock line as short
as possible, to keep it well away from any other signals and
to treat it as a transmission line. Other signals can introduce
jitter into the input clock signal. The clock signal can also introduce noise into the analog path if not isolated from that
path.
39
www.national.com
ADC08D1000QML
The thermal vias should be placed on a 61 mil grid spacing
and have a diameter of 15 mil typically. These vias should be
barrel plated to avoid solder wicking into the vias during the
soldering process as this wicking could cause voids in the
solder between the package exposed pad and the thermal
land on the PCB. Such voids could increase the thermal resistance between the device and the thermal land on the
board, which would cause the device to run hotter.
If it is desired to monitor die temperature, a temperature sensor may be mounted on the heat sink area of the board near
the thermal vias. .Allow for a thermal gradient between the
temperature sensor and the ADC08D1000 die of θJ-PAD times
typical power consumption.
power consumption is still high enough to require attention to
thermal management. For reliability reasons, the die temperature should be kept to a maximum of 150°C. That is, TA
(ambient temperature) plus ADC power consumption times
θJA (junction to ambient thermal resistance) should not exceed 150°C.
Please note the following recommendations for mounting this
device onto a PCB. This should be considered the starting
point in PCB and assembly process development. It is recommended that the process be developed based upon past
experience in package mounting.
The bottom of the package of the ADC08D1000 provides the
primary heat removal path as well as excellent electrical
grounding to the printed circuit board. The land pattern design
for lead attachment to the PCB should be the same as for a
conventional LQFP, but the bottom of the package must be
attached to the board to remove the maximum amount of heat
from the package, as well as to ensure best product parametric performance.
To maximize the removal of heat from the package, a thermal
land pattern must be incorporated on the PC board within the
footprint of the package. The bottom of the device must be
soldered down to ensure adequate heat conduction out of the
package. The land pattern for this exposed pad should be as
large as the 600 x 600 mil bottom of the package and be located such that the bottom of the device is entirely over that
thermal land pattern. This thermal land pattern should be
electrically connected to ground.
ADC08D1000QML
Best dynamic performance is obtained when the exposed pad
at the back of the package has a good connection to ground.
This is because this path from the die to ground is a lower
impedance than offered by the package pins.
2.11 COMMON APPLICATION PITFALLS
Driving the inputs (analog or digital) beyond the power
supply rails. For device reliability, no input should go more
than 150 mV below the ground pins or 150 mV above the
supply pins. Exceeding these limits on even a transient basis
may not only cause faulty or erratic operation, but may impair
device reliability. It is not uncommon for high speed digital
circuits to exhibit undershoot that goes more than a volt below
ground. Controlling the impedance of high speed lines and
terminating these lines in their characteristic impedance
should control overshoot.
Care should be taken not to overdrive the inputs of the ADC08D1000. Such practice may lead to conversion inaccuracies and even to device damage.
Incorrect analog input common mode voltage in the d.c.
coupled mode. As discussed in sections 1.1.4 and 2.3, the
Input common mode voltage must remain within 50 mV of the
VCMO output , which has a variability with temperature that
must also be tracked. Distortion performance will be degraded if the input common mode voltage is more than 50 mV from
VCMO .
Using an inadequate amplifier to drive the analog input.
Use care when choosing a high frequency amplifier to drive
the ADC08D1000 as many high speed amplifiers will have
higher distortion than will the ADC08D1000, resulting in overall system performance degradation.
Driving the VBG pin to change the reference voltage. As
mentioned in Section 2.2, the reference voltage is intended to
be fixed to provide one of two different full-scale values (650
mVP-P and 870 mVP-P). Over driving this pin will not change
the full scale value, but can be used to change the LVDS
common mode voltage from 0.8V to 1.2V by tying the VBG pin
to VA.
Driving the clock input with an excessively high level
signal. The ADC input clock level should not exceed the level
described in the Operating Ratings Table or the input offset
could change.
Inadequate input clock levels. As described in Section 2.4,
insufficient input clock levels can result in poor performance.
Excessive input clock levels could result in the introduction of
an input offset.
Using a clock source with excessive jitter, using an excessively long input clock signal trace, or having other
signals coupled to the input clock signal trace. This will
cause the sampling interval to vary, causing excessive output
noise and a reduction in SNR performance.
Failure to provide adequate heat removal. As described in
Section 2.7.2, it is important to provide adequate heat removal
to ensure device reliability. This can either be done with adequate air flow or the use of a simple heat sink built into the
board. The backside pad should be grounded for best performance.
2.10 USING THE SERIAL INTERFACE
The ADC08D1000 may be operated in the non-extended control (non-Serial Interface) mode or in the extended control
mode. Table 6 and Table 7 describe the functions of pins 3,
4, 14 and 127 in the non-extended control mode and the extended control mode, respectively.
2.10.1 Non-Extended Control Mode Operation
Non-extended control mode operation means that the Serial
Interface is not active and all controllable functions are controlled with various pin settings. That is, the full-scale range
and input coupling (a.c. or d.c.) are controlled with pin settings. The non-extended control mode is used by setting pin
14 high or low, as opposed to letting it float. Table 6 indicates
the pin functions of the ADC08D1000 in the non-extended
control mode.
TABLE 6. Non-Extended Control Mode Operation (Pin 14
High or Low)
Pin
Low
High
Floating
3
0.50 VP-P
Output
0.70 VP-P
Output
n/a
4
OutEdge =
Neg
OutEdge =
Pos
DDR
127
CalDly Low
CalDly High
DES
14
650 mVP-P
input range
870 mVP-P
input range
Extended
Control Mode
Pin 3 can be either high or low in the non-extended control
mode. Pin 14 must not be left floating to select this mode. See
Section 1.2 for more information.
Pin 4 can be high or low or can be left floating in the nonextended control mode. In the non-extended control mode,
pin 4 high or low defines the edge at which the output data
transitions. See Section 2.5.3 for more information. If this pin
is floating, the output clock (DCLK) is a DDR (Double Data
Rate) clock (see Section 1.1.5.3) and the output edge synchronization is irrelevant since data is clocked out on both
DCLK edges.
Pin 127, if it is high or low in the non-extended control mode,
sets the calibration delay. If pin 127 is floating, the calibration
delay is the same as it would be with this pin low and the
converter performs dual edge sampling (DES).
TABLE 7. Extended Control Mode Operation (Pin 14
Floating)
Pin
Function
3
SCLK (Serial Clock)
4
SDATA (Serial Data)
127
SCS (Serial Interface Chip Select)
www.national.com
40
Date Released
Revision
01/29/07
A
New Product/ Data Sheet Initial Release
Section
New Product/ Data Sheet Initial Release, Revision A
Changes
05/07/07
B
General Description, Features, Key
Specifications, Ordering Information Table,
Absolute Maximum Ratings, Typical
Electrical Characteristics, Functional
Description, Note
Last line in first paragraph. Added reference to
Radiation to first three sections. Deleted Power
Dissipation. Changed Conditions and Typical limits
under Analog Output, Temperature Diode
Characteristics & Digital Output Characteristics.
Paragraph 1.1.6, Note 14 - (Vos) by 400mv to (Vos)
by 330mv. Revision A will be archived.
05/28/09
C
Absolute Maximum Ratings, Operating
Ratings
Absolute Maximum Ratings added Voltage on VIN+,
VIN-. Operating Ratings changed VIN+, VIN- Voltage
Range. Revision B will be Archived.
11/09/09
D
Section 1.4 REGISTER DESCRIPTION (IChannel Full-Scale Voltage Adjust and QChannel Full-Scale Voltage Adjust)
I-Channel Full-Scale Voltage Adjust and Q-Channel
Full-Scale Voltage Adjust Bit 15:7 correction to
binary values From 0110 0000 to 00100 000
Revision C will be archived.
41
www.national.com
ADC08D1000QML
Revision History
ADC08D1000QML
Physical Dimensions inches (millimeters) unless otherwise noted
128-Lead Ceramic Quad
(Gold Lead Finish)
NS Package Number EL128A
www.national.com
42
ADC08D1000QML
Notes
43
www.national.com
ADC08D1000QML High Performance, Low Power, Dual 8-Bit, 1 GSPS A/D Converter
Notes
For more National Semiconductor product information and proven design tools, visit the following Web sites at:
Products
Design Support
Amplifiers
www.national.com/amplifiers
WEBENCH® Tools
www.national.com/webench
Audio
www.national.com/audio
App Notes
www.national.com/appnotes
Clock and Timing
www.national.com/timing
Reference Designs
www.national.com/refdesigns
Data Converters
www.national.com/adc
Samples
www.national.com/samples
Interface
www.national.com/interface
Eval Boards
www.national.com/evalboards
LVDS
www.national.com/lvds
Packaging
www.national.com/packaging
Power Management
www.national.com/power
Green Compliance
www.national.com/quality/green
Switching Regulators
www.national.com/switchers
Distributors
www.national.com/contacts
LDOs
www.national.com/ldo
Quality and Reliability
www.national.com/quality
LED Lighting
www.national.com/led
Feedback/Support
www.national.com/feedback
Voltage Reference
www.national.com/vref
Design Made Easy
www.national.com/easy
www.national.com/powerwise
Solutions
www.national.com/solutions
Mil/Aero
www.national.com/milaero
PowerWise® Solutions
Serial Digital Interface (SDI) www.national.com/sdi
Temperature Sensors
www.national.com/tempsensors SolarMagic™
www.national.com/solarmagic
Wireless (PLL/VCO)
www.national.com/wireless
www.national.com/training
PowerWise® Design
University
THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION
(“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY
OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO
SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS,
IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS
DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT
NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL
PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR
APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND
APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE
NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO
LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE
AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR
PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY
RIGHT.
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR
SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and
whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected
to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform
can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.
National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other
brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright© 2009 National Semiconductor Corporation
For the most current product information visit us at www.national.com
National Semiconductor
Americas Technical
Support Center
Email: [email protected]
Tel: 1-800-272-9959
www.national.com
National Semiconductor Europe
Technical Support Center
Email: [email protected]
National Semiconductor Asia
Pacific Technical Support Center
Email: [email protected]
National Semiconductor Japan
Technical Support Center
Email: [email protected]