EEPROM
AS8ER128K32
Austin Semiconductor, Inc.
128K x 32 EEPROM
PIN ASSIGNMENT
Radiation Tolerant
EEPROM Memory Array
(Top View)
68 Lead CQFP
•
RES\
A0
A1
A2
A3
A4
A5
CS3\
GND
CS4\
WE1\
A6
A7
A8
A9
A10
Vcc
AVAILABLE AS MILITARY
SPECIFICATIONS
MIL-STD-883
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/O7
GND
I/O8
I/O9
I/O10
I/O11
I/O12
I/O13
I/O14
I/O15
FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
•
Access time of 150ns
Operation with single 5V + 10% supply
Power Dissipation:
Active: 1.43 W (MAX), Max Speed Operation
Standby: 7.7 mW (MAX), Battery Back-up Mode
On-Chip Latches: Address, Data, CE\, OE\, WE\
Automatic Byte Write: 10 ms (MAX)
Automatic Page Write (128 bytes): 10 ms (MAX)
Data protection circuit on power on/off
Low power CMOS
104 Erase/Write cycles (in Page Mode)
Software data protection
TTL Compatible Inputs and Outputs
Data Retention: 10 years
Ready/Busy\ and Data Polling Signals
Write protection by RES\ pin
Radiation Tolerant: Proven total dose 40K to 100K RADS*
Operating Temperature Ranges:
Military: -55oC to +125oC
Industrial: -40oC to +85oC
OPTIONS
•
•
PIN NAME
A0 to A16
I/O0 to I/O31
OE\
CE\
WE\
VCC
FUNCTION
Address Input
Data Input/Output
Output Enable
Chip Enable
Write Enable
Power Supply
Ground
VSS
RDY/BUSY\ Ready Busy
RES\
Reset
MARKINGS
Timing
150 ns
Package
Ceramic Quad Flat pack
I/O16
I/O17
I/O18
I/O19
I/O20
I/O21
I/O22
I/O23
GND
I/O24
I/O25
I/O26
I/O27
I/O28
I/O29
I/O30
I/O31
Vcc
A11
A12
A13
A15
A14
A16
CS1\
OE\
CS2\
NC
WE2\
WE3\
WE4\
NC
NC
RDY
•
•
•
9 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61
10
60
11
59
12
58
13
57
14
56
15
55
16
54
17
53
18
52
19
51
20
50
21
49
22
48
23
47
24
46
25
45
26
44
27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43
-15
Q
No. 703
GENERAL DESCRIPTION
The Austin Semiconductor, Inc. AS8ER128K32 is a 4 Megabit
Radiation Tolerant EEPROM Module organized as 128K x 32 bit.
User configurable to 256K x16 or 512Kx 8. The module achieves high
speed access, low power consumption and high reliability by employing advanced CMOS memory technology.
The military grade product is manufactured in compliance to
MIL-STD 883, making the AS8ER128K32 ideally suited for military
or space applications.
The module is offered as a 68 lead 0.990 inch square ceramic
quad flat pack. It has a max. height of 0.200 inch. This package design
is targeted for those applications which require low profile SMT Packaging.
FUNCTIONAL BLOCK DIAGRAM
For more products and information
please visit our web site at
www.austinsemiconductor.com
* contact factory for test reports. ASI does not guarantee or warrant these
performance levels, but references these third party reports.
AS8ER128K32
Rev. 1.0 6/00
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
1
EEPROM
AS8ER128K32
Austin Semiconductor, Inc.
TRUTH TABLE
MODE
Read
CE\
OE\
VIL
VIL
Standby
VIH
2
Write
Deselect
Wirte Inhibit
Data\ Polling
Program Reset
WE\
RES\
1
RDY/BUSY\
High-Z
I/O
Dout
VIH
VH
X
X
X
High-Z
High-Z
VIL
VIH
VIL
VH
High-Z to VOL
Din
VIL
VIH
VIH
VH
High-Z
High-Z
X
X
VIH
X
---
---
X
VIL
X
X
---
---
VIL
VIL
VIH
VH
VOL
Dout (I/O7)
X
X
X
VIL
High-Z
High-Z
NOTES: 1. Refer to the recommended DC operating conditions
2. X : DON'T CARE
AS8ER128K32
Rev. 1.0 6/00
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
2
EEPROM
AS8ER128K32
Austin Semiconductor, Inc.
*Stresses greater than those listed under "Absolute Maximum
ABSOLUTE MAXIMUM RATINGS*
Ratings" may cause permanent damage to the device. This is
Voltage on Vcc Supply Relative to Vss
Vcc ....................................................................-0.6V to +7.0V a stress rating only and functional operation of the device at
Operating Temperature Range(2) ..................-55°C to +125°C these or any other conditions above those indicated in the
Storage Temperature Range .........................-65°C to +150°C operation section of this specification is not implied. Exposure
to absolute maximum rating conditions for extended periods
Voltage on any Pin Relative to Vss..............-0.5V to +7.0V (1)
may affect reliability.
Max Junction Temperature**.............................................+150°C**Junction temperature depends upon package type, cycle time,
Thermal Resistance junction to case (θJC):
loading, ambient temperature and airflow, and humidity
Package Type Q...............................................11.3° C/W (plastics).
Package Type P & PN..................................2.8° C/W
NOTES:
1) VIN MIN = -3.0V for pulse width < 20ns.
2) Including electrical characteristics and data retention.
ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS
(-55oC<TA<125oC or -40oC to +85oC; Vcc = 5V + 10%)
PARAMETER
Input High (Logic 1) Voltage
CONDITIONS
SYMBOL
VIH
VIL
ILI
Input Low (Logic 0) Voltage
OV < VIN < VCC
INPUT LEAKAGE CURRENT
Outputs(s) Disabled,
OV < VOUT < VCC
OUTPUT LEAKAGE CURRENT
Output High Voltage
IOH = -0.4mA
IOL = 2.1mA
Output Low Voltage
Supply Voltage
NOTE:
MIN
2.2
1
-0.3
MAX
VCC +0.3
UNITS
V
0.8
V
2
µΑ
-10
10
ILO
-10
10
µΑ
VOH
VOL
VCC
2.4
-4.5
-0.4
5.5
V
V
V
1) VIL (MIN): -1.0V for pulse width < 20ns.
2) ILI on RES\ : 500µA (MAX)
PARAMETER
Power Supply Current:
Operating
Power Supply Current:
Standby
AS8ER128K32
Rev. 1.0 6/00
CONDITIONS
SYM
Iout = 0mA, VCC = 5.5V
Cycle = 1µS, Duty = 100%
MAX
-15
UNITS
80
mA
Icc3
Iout = 0mA, VCC = 5.5V
Cycle = MIN, Duty = 100%
260
CE\ = VCC, VCC = 5.5V
ICC1
1.4
mA
CE\ = VIH, VCC = 5.5V
ICC2
12
mA
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
3
EEPROM
AS8ER128K32
Austin Semiconductor, Inc.
CAPACITANCE TABLE1 (VIN = 0V, f = 1 MHz, TA = 25oC)
SYMBOL
CADD
COE
CWE, CCE
CIO
PARAMETER
A0 - A16 Capacitance
OE\, RES\, RDY Capacitance
WE\ and CE\ Capacitance
I/O 0- I/O 31 Capacitance
MAX
40
40
12
20
UNITS
pF
pF
pF
pF
NOTE: 1. This parameter is guaranteed but not tested.
AC TEST CHARACTERISTICS
TEST SPECIFICATIONS
IOL
Input pulse levels...........................................VSS to 3V
Input rise and fall times...........................................5ns
Input timing reference levels.................................1.5V
Output reference levels.........................................1.5V
Output load................................................See Figure 1
Current Source
Device
Under
Test
-
+
Vz = 1.5V
(Bipolar
Supply)
+
Ceff = 50pf
NOTES:
Vz is programmable from -2V to + 7V.
IOL and IOH programmable from 0 to 16 mA.
Vz is typically the midpoint of VOH and VOL.
IOL and IOH are adjusted to simulate a typical resistive load
circuit.
IOH
Current Source
Figure 1
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(-55oC < TA < +125oC or -40oC to +85oC; Vcc = 5V +10%)
DESCRIPTION
TEST CONDITIONS
150
SYMBOL
tACC
MIN
MAX
150
UNITS
ns
150
ns
75
ns
Address to Output Delay
CE\ = OE\ = VIL, WE\ = VIH
CE\ to Output Delay
OE\ = VIL, WE\ = VIH
tCE
OE\ to Output Delay
OE\ = VIL, WE\ = VIH
tOE
10
Address to Output Hold
CE\ = OE\ = VIL, WE\ = VIH
tOH
0
CE\ or OE\ high to Output Float (1)
OE\ = VIL, WE\ = VIH
tDF
0
50
ns
RES\ low to Output Float (1)
CE\ = OE\ = VIL, WE\ = VIH
tDFR
0
350
ns
RES\ to Output Delay
CE\ = OE\ = VIL, WE\ = VIH
tRR
0
450
ns
AS8ER128K32
Rev. 1.0 6/00
ns
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
4
EEPROM
AS8ER128K32
Austin Semiconductor, Inc.
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC WRITE CHARACTERISTICS
(-55oC < TA < +125oC; Vcc = 5V +10%)
SYMBOL
MIN(2)
PARAMETER
MAX
UNITS
tAS
Address Setup Time
0
ms
tAH
Address Hold Time
150
ns
tCS
CE\ to Write Setup Time (WE\ controlled)
0
ns
tCH
CE\ Hold Time (WE\ controlled)
0
ns
tWS
WE\ to Write Setup Time (CE\ controlled)
0
ns
tWH
WE\ to Hold Time (CE\ controlled)
0
ns
tOES
OE\ to Write Setup Time
0
ns
tOEH
OE\ to Hold Time
0
ns
tDS
Data Setup Time
100
ns
tDH
Data Hold Time
10
ns
tWP
WE\ Pulse Width (WE\ controlled)
250
ns
tCW
CE\ Pulse Width (CE\ controlled)
250
ns
tDL
Data Latch Time
300
ns
tBLC
Byte Load Cycle
0.55
100
tBL
Byte Load Window
tWC
Write Cycle Time
tDB
Time to Device Busy
Write Start Time
tRP
Reset Protect Time
Reset High Time
(3)
120
150
(5)
µs
µs
10
tDW
tRES
30
ms
ns
(4)
ns
100
µs
1
µs
READ TIMING WAVEFORM
ADDRESS
t ACC
CE\
t OH
tCE
OE\
tOE
WE\
Data Out
t DF
HIGH-Z
DATA OUT VALID
tRR
t DFR
RES\
AS8ER128K32
Rev. 1.0 6/00
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
5
EEPROM
AS8ER128K32
Austin Semiconductor, Inc.
BYTE WRITE TIMING WAVEFORM (WE\ CONTROLLED)
tWC
Address
tCS
t CH
t AH
CE\
tBL
tAS
WE\
t WP
tOES
t OEH
OE\
tDS
t DH
Din
RDY/Busy\
t DW
HIGH-Z
t DB
HIGH-Z
t RP
tRES
RES\
VCC
BYTE WRITE TIMING WAVEFORM (CE\ CONTROLLED)
Address
tWS
t AH
tCW
CE\
WE\
tWC
tBL
tAS
t WH
t OEH
tOES
OE\
tDS
t DH
Din
RDY/Busy\
t DB
HIGH-Z
t DW
HIGH-Z
t RP
tRES
RES\
VCC
AS8ER128K32
Rev. 1.0 6/00
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
6
EEPROM
AS8ER128K32
Austin Semiconductor, Inc.
PAGE WRITE TIMING WAVEFORM (WE\ CONTROLLED)
Address(6)
A0 to A16
tAS
WE\
t AH
tWP
t DL
tCS
CE\
tBL
t CH
tBLC
tWC
tOES
OE\
t OEH
tDS
Din
RDY/Busy\
t DH
t DB
t DW
HIGH-Z
HIGH-Z
t RP
RES\
tRES
VCC
PAGE WRITE TIMING WAVEFORM (WE\ CONTROLLED)
Address(6)
A0 to A16
tAS
CE\
WE\
t AH
tCW
tBL
tDL
t WH
tWS
tBLC
tWC
tOES
OE\
tDS
Din
RDY/Busy\
t OEH
t DH
t DB
t DW
HIGH-Z
HIGH-Z
t RP
RES\
tRES
VCC
AS8ER128K32
Rev. 1.0 6/00
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
7
EEPROM
AS8ER128K32
Austin Semiconductor, Inc.
DATA POLLING TIMING WAVEFORM
Address
An
An
CE\
tCE(7)
WE\
tOES
t OEH
OE\
tOE(7)
I\O7
Din X
tDW
Dout X
Dout X
tWC
NOTES:
1. tDF and tDFR are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.
2. Use this device in longer cycle than this value.
3. tWC must be longer than this value unless polling techniques or RDY/Busy\ are used. This device automatically completes the internal write operation within this value.
4. Next read or write operation can be initiated after tDW if polling techniques or RDY/Busy\ are used.
5. This parameter is sampled and not 100% tested.
6. A7 to A16 are page addresses and must be same within the page write operation.
7. See AC read characteristics.
AS8ER128K32
Rev. 1.0 6/00
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
8
EEPROM
AS8ER128K32
Austin Semiconductor, Inc.
TOGGLE BIT
This device provides another function to determine the internal programming cycle. If the EEPROM is set to read mode
during the internal programming cycle, I/O6 will charge from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.
TOGGLE BIT WAVEFORM
4
Next Mode
Address
tCE3
CE\
WE\
tOE3
OE\
tOES
t OEH
I/O6
Dout
Din
1
Dout
Dout
2
Dout
2
t DW
tWC
NOTES:
1) I/O6 beginning state is "1".
2) I/O6 ending state will vary.
3) See AC read characteristics.
4) Any locations can be used, but the address must be fixed.
SOFTWARE DATA PROTECTION TIMING WAVEFORM (In protection mode)
VCC
WE\
tBLC
Address
5555
Data (each byte)
AA
AS8ER128K32
Rev. 1.0 6/00
AAAA or
2AAA
55
5555
A0
{
CE\
tWC
Write Address
Write Data
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
9
EEPROM
AS8ER128K32
Austin Semiconductor, Inc.
SOFTWARE DATA PROTECTION TIMING WAVEFORM (In non-protection mode)
VCC
tWC
Normal
active mode
CE\
WE\
Address
5555
Data (each byte)
AA
AAAA
or
2AAA
55
5555
80
5555 AAAA
or
2AAA
55
A0
5555
20
FUNCTIONAL DESCRIPTION
Automatic Page Write
Page-mode write feature allows 1 to 128 bytes of data to be
written into the EEPROM in a single write cycle. Following
the initial byte cycle, an additional 1 to 128 bytes can be written in the same manner. Each additional byte load cycle must
be started within 30µs from the preceding falling edge of WE\
or CE\. When CE\ or WE\ is kept high for 100µs after data
input, the EEPROM enters write mode automatically and the
input data are written into the EEPROM.
RDY/Busy\ Signal
RDY/Busy\ signal also allows status of the EEPROM to be
determined. The RDY/Busy\ signal has high impedance except in write cycle and is lowered to VOL after the first write
signal. At the end of write cycle, the RDY/Busy\ signal changes
state to high impedance.
RES\ Signal
When RES\ is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping RES\
low when VCC is switched. RES\ should be high during read
and programming because it doesn't provide a latch function.
See timing diagram below.
DATA\ Polling
DATA\ polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during the write cycle,
an inversion of the last byte of data to be loaded outputs from
I/O's 7, 15, 23, and 31 to indicate that the EEPROM is performing a write operation.
RES\ Signal Diagram
VCC
Read inhibit
Read inhibit
RES\
Program inhibit
AS8ER128K32
Rev. 1.0 6/00
Program inhibit
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
10
EEPROM
AS8ER128K32
Austin Semiconductor, Inc.
WE\, CE\ Pin Operation
During a write cycle, address are latched by the falling edge
of WE\ or CE\, and data is latched by the rising edge of WE\
or CE\.
Write/Erase Endurance and Data Retention Time
The endurance is 104 cycles in case of the page programming
and 103 cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10
years when a device is page-programmed less than 104 cycles.
Data Protection
1. Data Protection against Noise on Control Pins (CE\,
OE\, WE\) During Operation
During readout or standby, noise on the control pins
may act as a trigger and turn the EEPROM to programming
mode by mistake. To prevent this phenomenon, this device
has a noise cancellation function that cuts noise if its width is
20ns or less in program mode.
Be careful not to allow noise of a width more than
20ns on the control pins. See Diagram 1 below.
2. Data Protection at VCC On/Off
When VCC is turned on or off, noise on the control
pins generated by external circuits (CPU, etc.) may act as a
trigger and turn the EEPROM to program mode by mistake.
To prevent this unintentional programming, the EEPROM must
be kept in an unprogrammable state while the CPR is in an
unstable state.
NOTE: The EEPROM should be kept in
unprogrammable state during VCC on/off by using CPU RESET signal. See the timing diagram below.
DIAGRAM 1
DATA PROTECTION AT VCC ON/OFF
VCC
CPU
RESET
*Unprogrammable
AS8ER128K32
Rev. 1.0 6/00
*Unprogrammable
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
11
EEPROM
AS8ER128K32
Austin Semiconductor, Inc.
Data Protection Cont.
a. Protection by RES\
The unprogrammable state can be realized by the
CPU's reset signal inputs directly to the EEPROM's RES pin.
RES should be kept VSS level during VCC on/off.
The EEPROM brakes off programming operation
when RES becomes low, programming operation doesn't finish correctly in case that RES falls low during programming
operation. RES should be kept high for 10ms after the last
data inputs. See the timing diagram below.
3. Software data protection
To prevent unintentional programming, this device
has the software data protection (SDP) mode. The SDP is
enabled by inputting the 3 bytes code and write data in
Chart 1. SDP is not enabled if only the 3 bytes code is input.
To program data in the SDP enable mode, 3 bytes code must
be input before write data.
The SDP is disabled by inputting the 6 bytes code in
Chart 2. Note that, if data is input in the SDP disable cycle,
data can not be written.
The software data protection is not enabled at the
shipment.
NOTE: These are some differences between ASI's
and other company's for enable/disable sequence of software
data protection. If these are any questions, please contact ASI.
PROTECTION BY RES\
VCC
RES\
Program inhibit
Program inhibit
WE\ or CE\
1µ min
100µ min
10 ms min
CHART 1
Address
CHART 2
Address
Data
Data
(each Byte)
(each Byte)
5555
AA
5555
AA
AAAA or 2AAA
55
AAAA or 2AAA
55
5555
A0
5555
80
5555
AA
AAAA or 2AAA
55
5555
20
Write Address
AS8ER128K32
Rev. 1.0 6/00
Write Data} Normal data input
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
12
EEPROM
AS8ER128K32
Austin Semiconductor, Inc.
MECHANICAL DEFINITIONS*
ASI Case #703 (Package Designator Q)
4 x D2
4 x D1
DETAIL A
4xD
R
Pin 1
A2
0o - 7o
B
b
L1
SEE DETAIL A
e
A1
A
D3
SYMBOL
A
A1
A2
b
B
D
D1
D2
D3
e
R
L1
ASI PACKAGE SPECIFICATIONS
MIN
MAX
0.123
0.200
0.118
0.186
0.000
0.020
0.013
0.017
0.010 REF
0.800 BSC
0.870
0.890
0.980
1.000
0.936
0.956
0.050 BSC
0.005
0.035
0.045
*All measurements are in inches.
AS8ER128K32
Rev. 1.0 6/00
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
13
EEPROM
AS8ER128K32
Austin Semiconductor, Inc.
ORDERING INFORMATION
EXAMPLE: AS8ER128K32Q-15/XT
Device Number
AS8ER128K32
Package
Type
Q
*AVAILABLE PROCESSES
IT = Industrial Temperature Range
XT = Extended Temperature Range
AS8ER128K32
Rev. 1.0 6/00
Speed
ns
-15
Process
/*
-40oC to +85oC
-55oC to +125oC
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
14