24-Bit, 312 kSPS, 109 dB Σ-Δ ADC with On-Chip Buffers and Serial Interface AD7764 High performance 24-bit ∑-∆ ADC 115 dB dynamic range at 78 kHz output data rate 109 dB dynamic range at 312 kHz output data rate 312 kHz maximum fully filtered output word rate Pin-selectable oversampling rate (64×, 128×, and 256×) Low power mode Flexible SPI Fully differential modulator input On-chip differential amplifier for signal buffering On-chip reference buffer Full band low-pass finite impulse response (FIR) filter Overrange alert pin Digital gain correction registers Power-down mode Synchronization of multiple devices via SYNC pin Daisy chaining APPLICATIONS Data acquisition systems Vibration analysis Instrumentation GENERAL DESCRIPTION The AD7764 is a high performance, 24-bit Σ-Δ analog-to-digital converter (ADC). It combines wide input bandwidth, high speed, and performance of 109 dB dynamic range at a 312 kHz output data rate. With excellent dc specifications, the converter is ideal for high speed data acquisition of ac signals where dc data is also required. Using the AD7764 eases the front-end antialias filtering requirements, simplifying the design process significantly. The AD7764 offers pin-selectable decimation rates of 64×, 128×, and 256×. Other features include an integrated buffer to drive the reference as well as a fully differential amplifier to buffer and level shift the input to the modulator. An overrange alert pin indicates when an input signal has exceeded the acceptable range. The addition of internal gain and internal overrange registers make the AD7764 a compact, highly integrated data acquisition device requiring minimal peripheral components. The AD7764 also offers a low power mode, significantly reducing power dissipation without reducing the output data rate or available input bandwidth. FUNCTIONAL BLOCK DIAGRAM VOUTA– VOUTA+ VIN+ VIN– MCLK GND AVDD1 VINA+ DIFF MULTIBIT Σ-Δ MODULATOR VINA– VREF+ RESET/PWRDWN AVDD3 AVDD4 DVDD BUF RECONSTRUCTION REFGND SYNC AVDD2 DECIMATION INTERFACE LOGIC AND OFFSET AND GAIN CORRECTION REGISTERS FIR FILTER ENGINE OVERRANGE DEC_RATE RBIAS AD7764 FSO SCO SDI SDO FSI 06518-001 FEATURES Figure 1. The differential input is sampled at up to 40 MSPS by an analog modulator. The modulator output is processed by a series of low-pass filters. The external clock frequency applied to the AD7764 determines the sample rate, filter corner frequencies, and output word rate. The AD7764 device boasts a full band on-board FIR filter. The full stop-band attenuation of the filter is achieved at the Nyquist frequency. This feature offers increased protection from signals that lie above the Nyquist frequency being aliased back into the input signal bandwidth. The reference voltage supplied to the AD7764 determines the input range. With a 4 V reference, the analog input range is ±3.2768 V differential biased around a common mode of 2.048 V. This common-mode biasing can be achieved using the on-chip differential amplifier, further reducing the external signal conditioning requirements. The AD7764 is available in a 28-lead TSSOP package and is specified over the industrial temperature range from −40°C to +85°C. Table 1. Related Devices Part No. AD7760 AD7762 AD7763 AD7765 AD7766 AD7767 Description 2.5 MSPS, 100 dB, parallel output on-chip buffers 625 kSPS, 109 dB, parallel output on-chip buffers 625 kSPS, 109 dB, serial output, on-chip buffers 156 kSPS, 112 dB, serial output, on-chip buffers 125 kSPS, 108 dB, serial output, 20 mW max power 125 kSPS, 108 dB, serial output, 20 mW max Power Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2007 Analog Devices, Inc. All rights reserved. AD7764 TABLE OF CONTENTS Features .............................................................................................. 1 Synchronization.......................................................................... 21 Applications....................................................................................... 1 Overrange Alerts ........................................................................ 21 General Description ......................................................................... 1 Power Modes............................................................................... 21 Functional Block Diagram .............................................................. 1 Decimation Rate Pin.................................................................. 22 Revision History ............................................................................... 2 Daisy Chaining ............................................................................... 23 Specifications..................................................................................... 3 Reading Data in Daisy-Chain Mode ....................................... 23 Timing Specifications .................................................................. 6 Writing Data in Daisy-Chain Mode ........................................ 24 Timing Diagrams.......................................................................... 7 Clocking the AD7764 .................................................................... 25 Absolute Maximum Ratings............................................................ 8 MCLK Jitter Requirements ....................................................... 25 ESD Caution.................................................................................. 8 Decoupling and Layout Information ........................................... 26 Pin Configuration and Function Descriptions............................. 9 Supply Decoupling ..................................................................... 26 Typical Performance Characteristics ........................................... 11 Reference Voltage Filtering ....................................................... 26 Terminology .................................................................................... 15 Differential Amplifier Components ........................................ 26 Theory of Operation ...................................................................... 16 Layout Considerations............................................................... 26 Σ-Δ Modulation and Digital Filtering...................................... 16 Using the AD7764 ...................................................................... 27 AD7764 Input Structure ................................................................ 17 Bias Resistor Selection ............................................................... 27 On-Chip Differential Amplifier ............................................... 18 AD7764 Registers ........................................................................... 28 Modulator Input Structure........................................................ 19 Control Register ......................................................................... 28 AD7764 Interface............................................................................ 20 Status Register............................................................................. 28 Reading Data............................................................................... 20 Gain Register—Address 0x0004............................................... 29 Reading Status and Other Registers......................................... 20 Overrange Register—Address 0x0005..................................... 29 Writing to the AD7764 .............................................................. 20 Outline Dimensions ....................................................................... 30 AD7764 Functionality.................................................................... 21 Ordering Guide .......................................................................... 30 REVISION HISTORY 6/07—Revision 0: Initial Version Rev. 0 | Page 2 of 32 AD7764 SPECIFICATIONS AVDD1 = DVDD = VDRIVE = 2.5 V, AVDD2 = AVDD3 = AVDD4 = 5 V, VREF+ = 4.096 V, MCLK amplitude = 5 V, TA = 25°C, normal power mode, using the on-chip amplifier with components, as shown in Table 11, unless otherwise noted. 1 Table 2. Parameter DYNAMIC PERFORMANCE Decimate 256× Normal Power Mode Dynamic Range Signal-to-Noise Ratio (SNR) 2 Spurious-Free Dynamic Range (SFDR) Total Harmonic Distortion (THD) Low Power Mode Dynamic Range Signal-to-Noise Ratio (SNR)2 Total Harmonic Distortion (THD) Decimate 128× Normal Power Mode Dynamic Range Test Conditions/Comments MCLK = 40 MHz, ODR = 78.125 kHz, fIN = 1 kHz sine wave Modulator inputs shorted Differential amplifier inputs shorted Input amplitude = −0.5 dB Nonharmonic Input amplitude = −0.5 dB Input amplitude = −6 dB Input amplitude = −60 dB MCLK = 40 MHz, ODR = 78.125 kHz, fIN = 1 kHz sine wave Modulator inputs shorted Differential amplifier inputs shorted Input amplitude = −0.5 dB Input amplitude = −0.5 dB Input amplitude = −6 dB Input amplitude = −6 dB Input amplitude = −60 dB MCLK = 40 MHz, ODR = 156.25 kHz, fIN = 1 kHz sine wave Modulator inputs shorted Differential amplifier inputs shorted Signal-to-Noise Ratio (SNR)2 Spurious-Free Dynamic Range (SFDR) Total Harmonic Distortion (THD) Intermodulation Distortion (IMD) Low Power Mode Dynamic Range Signal-to-Noise Ratio (SNR)2 Total Harmonic Distortion (THD) Intermodulation Distortion (IMD) Nonharmonic Input amplitude = −0.5 dB Input amplitude = −6 dB Input amplitude = −6 dB, fIN A = 50.3 kHz, fIN B = 47.3 kHz Second-order terms Third-order terms MCLK = 40 MHz, ODR = 156.25 kHz, fiN = 1 kHz sine wave Modulator inputs shorted Differential amplifier inputs shorted Input amplitude = −0.5 dB Input amplitude = −0.5 dB Input amplitude = −6 dB Input amplitude = −6 dB Input amplitude = −6 dB, fIN A = 50.3 kHz, fIN B = 47.3 kHz Second-order terms Third-order terms Rev. 0 | Page 3 of 32 Specification Unit 115 110 113.4 109 106 130 −105 −103 −71 dB typ dB min dB typ dB typ dB min dBFS typ dB typ dB typ dB typ 113 110 112 109 106 −105 −111 −100 −76 dB typ dB min dB typ dB typ dB min dB typ dB typ dB max dB typ 112 108 110.4 107 105 130 −105 −103 dB typ dB min dB typ dB typ dB min dBFS typ dB typ dB typ −117 −108 dB typ dB typ 110 109 109 107 105 −105 −111 −100 dB typ dB min dB typ dB typ dB min dB typ dB typ dB max −134 −110 dB typ dB typ AD7764 Parameter Decimate 64× Normal Power Mode Dynamic Range Test Conditions/Comments Specification Unit 109 105 107.3 104 102.7 130 −105 −103 dB typ dB min dB typ dB typ dB min dBFS typ dB typ dB typ −118 −108 dB dB 106 105 105.3 103 102 110 −105 −111 −100 dB typ dB min Zero Error Drift 24 0.0036 0.0014 0.006 0.03 0.04 0.002 0.024 0.018 0.04 0.00006 Bits % typ % typ % typ % max % typ % typ % max % typ % typ %FS/°C typ Gain Error Drift 0.00005 %FS/°C typ Beginning of stop band Decimate 64× and decimate 128× modes Decimate 256× 0.1 ODR × 0.4016 ODR × 0.4096 ODR × 0.5 −120 −115 dB typ kHz kHz kHz dB typ dB typ MCLK = 40 MHz MCLK = 40 MHz MCLK = 40 MHz 89 177 358 μs typ μs typ μs typ Modulator input pins: VIN(+) − VIN(−), VREF+ = 4.096 V At on-chip differential amplifier inputs At modulator inputs ±3.2768 5 29 V p-p pF typ pF typ MCLK = 40 MHz, ODR = 312.5 kHz, fIN = 1 kHz sine wave Modulator inputs shorted Differential amplifier inputs shorted Signal-to-Noise Ratio (SNR)2 Spurious-Free Dynamic Range (SFDR) Total Harmonic Distortion (THD) Intermodulation Distortion (IMD) Low Power Mode Dynamic Range Modulator inputs shorted 2 Signal-to-Noise Ratio (SNR) Spurious-Free Dynamic Range (SFDR) Total Harmonic Distortion (THD) DC ACCURACY Resolution Integral Nonlinearity Zero Error Nonharmonic Input amplitude = −0.5 dB Input amplitude = −6 dB Input amplitude = −6 dB, fIN A = 100.3 kHz, fIN B = 97.3 kHz Second-order terms Third-order terms Differential amplifier inputs shorted Input amplitude = −0.5 dB Nonharmonic Input amplitude = −0.5 dB Input amplitude = −6 dB Guaranteed monotonic to 24 bits Normal power mode Low power mode Normal power mode Including on-chip amplifier Low power mode Gain Error Including on-chip amplifier DIGITAL FILTER CHARACTERISTICS Pass-Band Ripple Pass Band 3 −3 dB Bandwidth3 Stop Band3 Stop-Band Attenuation Group Delay Decimate 64× Decimate 128× Decimate 256× ANALOG INPUT Differential Input Voltage Input Capacitance −1 dB frequency Rev. 0 | Page 4 of 32 dB typ dB min dBFS typ dB typ dB typ dB max AD7764 Parameter REFERENCE INPUT/OUTPUT VREF Input Voltage VREF Input DC Leakage Current VREF Input Capacitance DIGITAL INPUT/OUTPUT MCLK Input Amplitude Input Capacitance Input Leakage Current VINH VINL VOH 4 VOL ON-CHIP DIFFERENTIAL AMPLIFIER Input Impedance Bandwidth for 0.1 dB Flatness Common-Mode Input Voltage Common-Mode Output Voltage POWER REQUIREMENTS AVDD1 (Modulator Supply) AVDD2 (General Supply) AVDD3 (Differential Amplifier Supply) AVDD4 (Ref Buffer Supply) DVDD Normal Power Mode AIDD1 (Modulator) AIDD2 (General) 5 AIDD3 (Differential Amplifier) AIDD4 (Reference Buffer) DIDD5 Low Power Mode AIDD1 (Modulator) AIDD2 (General) 5 AIDD3 (Differential Amplifier) AIDD4 (Reference Buffer) DIDD5 POWER DISSIPATION Normal Power Mode Test Conditions/Comments Specification Unit AVDD3 = 5 V ± 5% 4.096 ±1 5 V μA max pF typ 2.25 to 5.25 7.3 ±1 0.8 × DVDD 0.2 × DVDD 2.2 0.1 V pF typ μA/pin max V min V max V min V max Voltage range at input pins: VINA+ and VINA− On-chip differential amplifier pins: VOUT+ and VOUT− >1 125 −0.5 to +2.2 2.048 MΩ kHz V V ±5% ±5% ±5% ±5% ±5% 2.5 5 5 5 2.5 V V V min/max V min/max V MCLK = 40 MHz AVDD3 = 5 V AVDD4 = 5 V MCLK = 40 MHz 19 13 10 9 37 mA typ mA typ mA typ mA typ mA typ MCLK = 40 MHz AVDD3 = 5 V AVDD4 = 5 V MCLK = 40 MHz 10 7 5.5 5 20 mA typ mA typ mA typ mA typ mA typ 300 371 160 215 1 mW typ mW max mW typ mW max mW typ MCLK = 40 MHz, decimate 64× Low Power Mode MCLK = 40 MHz, decimate 64× Power-Down Mode 6 PWRDWN held logic low 1 See Terminology section. SNR specifications in decibels are referred to a full-scale input, FS. Tested with an input signal at 0.5 dB below full scale, unless otherwise specified. 3 Output Data Rate (ODR) = [(MCLK/2)]/Decimation Rate. That is, the maximum ODR for AD7764 = [(40 MHz)/2)/64] = 312.5 kHz. 4 Tested with a 400 μA load current. 5 Tested at MCLK = 40 MHz. This current scales linearly with MCLK frequency applied. 6 Tested at 125°C. 2 Rev. 0 | Page 5 of 32 AD7764 TIMING SPECIFICATIONS AVDD1 = DVDD = 2.5 V, AVDD2 = AVDD3 = AVDD4 = 5 V, VREF+ = 4.096 V, TA = 25°C, CLOAD = 25 pF. Table 3. Parameter fMCLK fICLK t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t121 t13 t14 t15 1 Limit at TMIN, TMAX 500 40 250 20 1 × tICLK 1 × tICLK 1 2 8 40 9.5 2 32 × tSCO 12 1 × tSCO 32 × tSCO 12 12 0 Unit kHz min MHz max kHz min MHz max typ typ ns typ ns typ ns max ns min ns max ns typ max ns min min max ns min ns min ns max Description Applied master clock frequency Internal modulator clock derived from MCLK SCO high period SCO low period SCO rising edge to FSO falling edge Data access time, FSO falling edge to data active MSB data access time, SDO active to SDO valid Data hold time (SDO valid to SCO rising edge) Data access time (SCO rising edge to SDO valid) SCO rising edge to FSO rising edge FSO low period Setup time from FSI falling edge to SCO falling edge FSI low period FSI low period SDI setup time for the first data bit SDI setup time SDI hold time This is the maximum time FSI can be held low when writing to an individual device (a device that is not daisy-chained). Rev. 0 | Page 6 of 32 AD7764 TIMING DIAGRAMS 32 × tSCO t1 SCO (O) t8 t2 t9 t3 FSO (O) t6 t5 SDO (O) D23 D22 D21 D20 t7 D19 D1 D0 ST4 ST3 ST2 ST1 ST0 0 0 0 06518-002 t4 Figure 2. Serial Read Timing Diagram t1 SCO (O) t2 t12 t10 t11 t14 t13 SDI (I) RA15 t15 RA14 RA13 RA12 RA11 RA10 RA9 RA8 RA1 RA0 D15 D14 D1 D0 06518-003 FSI (I) Figure 3. AD7764 Register Write SCO (O) ≥8 × tSCO FSO (O) STATUS REGISTER CONTENTS [31:16] SDO (O) DON’T CARE BITS [15:0] NEXT DATA READ FOLLOWING THE WRITE TO CONTROL REGISTER SDI (I) CONTROL REGISTER ADDR (0x0001) 06518-004 FSI (I) CONTROL REGISTER INSTRUCTION Figure 4. AD7764 Status Register Read Cycle Rev. 0 | Page 7 of 32 AD7764 ABSOLUTE MAXIMUM RATINGS TA = 25°C, unless otherwise noted. Table 4. Parameter AVDD1 to GND AVDD2, AVDD3, AVDD4 to GND DVDD to GND VINA+ , VINA− to GND1 VIN+ , VIN− to GND1 Digital Input Voltage to GND2 VREF+ to GND3 AGND to DGND Input Current to Any Pin Except Supplies4 Operating Temperature Range Commercial Storage Temperature Range Junction Temperature TSSOP Package θJA Thermal Impedance θJC Thermal Impedance Lead Temperature, Soldering Vapor Phase (60 sec) Infrared (15 sec) ESD Rating −0.3 V to +2.8 V −0.3 V to +6 V −0.3 V to +2.8 V −0.3 V to +6 V −0.3 V to +6 V −0.3 V to +2.8 V −0.3 V to +6 V −0.3 V to +0.3 V ±10 mA Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ESD CAUTION −40°C to +85°C −65°C to +150°C 150°C 143°C/W 45°C/W 215°C 220°C 1 kV 1 Absolute maximum voltage for VIN−, VIN+, VINA−, and VINA+ is 6.0 V or AVDD3 + 0.3 V, whichever is lower. 2 Absolute maximum voltage on digital inputs is 3.0 V or DVDD + 0.3 V, whichever is lower. 3 Absolute maximum voltage on VREF+ input is 6.0 V or AVDD4 + 0.3 V, whichever is lower. 4 Transient currents of up to 100 mA do not cause SCR latch-up. Rev. 0 | Page 8 of 32 AD7764 VINA– 1 28 AVDD3 VOUTA+ 2 27 VREF + VINA+ 3 26 REFGND VOUTA– 4 25 AVDD4 VIN– 5 24 AVDD1 VIN+ 6 AVDD2 7 AD7764 23 AGND1 TOP VIEW (Not to Scale) 22 RBIAS 21 AVDD2 OVERRANGE 9 20 AGND2 SCO 10 19 MCLK FSO 11 18 DEC_RATE SDO 12 17 DVDD SDI 13 16 RESET/PWRDWN FSI 14 15 SYNC AGND3 8 06518-005 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Figure 5. 28-Lead TSSOP Pin Configuration Table 5. Pin Function Descriptions Pin No. 24 7 and 21 Mnemonic AVDD1 AVDD2 28 AVDD3 25 AVDD4 17 DVDD 22 RBIAS 23 20 8 26 27 1 2 3 4 5 6 9 AGND1 AGND2 AGND3 REFGND VREF+ VINA− VOUTA+ VINA+ VOUTA− VIN− VIN+ OVERRANGE 10 SCO 11 12 FSO SDO 13 SDI Description 2.5 V Power Supply for Modulator. This pin should be decoupled to AGND1 (Pin 23) with a 100 nF capacitor. 5 V Power Supply. Pin 7 should be decoupled to AGND3 (Pin 8) with a 100 nF capacitor. Pin 21 should be decoupled to AGND1 (Pin 23) with a 100 nF capacitor. 3.3 V to 5 V Power Supply for Differential Amplifier. This pin should be decoupled to the ground plane with a 100 nF capacitor. 3.3 V to 5 V Power Supply for Reference Buffer. This pin should be decoupled to AGND1 (Pin 23) with a 100 nF capacitor. 2.5 V Power Supply for Digital Circuitry and FIR Filter. This pin should be decoupled to the ground plane with a 100 nF capacitor. Bias Current Setting Pin. A resistor must be inserted between this pin and AGND. For more details, see the Bias Resistor Selection section. Power Supply Ground for Analog Circuitry. Power Supply Ground for Analog Circuitry. Power Supply Ground for Analog Circuitry. Reference Ground. Ground connection for the reference voltage. Reference Input. Negative Input to Differential Amplifier. Positive Output from Differential Amplifier. Positive Input to Differential Amplifier. Negative Output from Differential Amplifier. Negative Input to the Modulator. Positive Input to the Modulator. Overrange Pin. This pin outputs a logic high to indicate that the user has applied an analog input that is approaching the limit of the analog input to the modulator. Serial Clock Out. This clock signal is derived from the internal ICLK signal. The frequency of this clock is equal to ICLK. See the Clocking the AD7764 section for further details. Frame Sync Out. This signal frames the serial data output and is 32 SCO periods wide. Serial Data Out. Data and status are output on this pin during each serial transfer. Each bit is clocked out on an SCO rising edge and is valid on the falling edge. See the AD7764 Interface section for further details. Serial Data In. The first data bit (MSB) must be valid on the next SCO falling edge after the FSI event is latched. 32 bits are required for each write; the first 16-bit word contains the device and register address, and the second word contains the data. See the AD7764 Interface section for further details. Rev. 0 | Page 9 of 32 AD7764 Pin No. 14 Mnemonic FSI 15 SYNC 16 19 RESET/ PWRDWN MCLK 18 DEC_RATE Description Frame Sync Input. The status of this pin is checked on the falling edge of SCO. If this pin is low, then the first data bit is latched in on the next SCO falling edge. See the AD7764 Interface section for further details. Synchronization Input. A falling edge on this pin resets the internal filter. This can be used to synchronize multiple devices in a system. See the Synchronization section for further details. Reset/Power-down Pin. When a logic low is sensed on this pin, the part is powered down and all internal circuitry is reset. Master Clock Input. A low jitter digital clock must be applied to this pin. The output data rate depends on the frequency of this clock. See the Clocking the AD7764 section for more details. Decimation Rate. This pin selects one of the three decimation rate modes. When 2.5 V is applied to this pin, a decimation rate 64× is selected. A decimation rate of 128× is selected by leaving the pin floating. A decimation rate of 256× is selected by setting the pin to ground. Rev. 0 | Page 10 of 32 AD7764 TYPICAL PERFORMANCE CHARACTERISTICS 0 –25 –25 –50 –50 –75 –100 –125 –150 –150 100k 156.249k FREQUENCY (Hz) –175 0 –25 –25 –50 –50 AMPLITUDE (dB) 0 –75 –100 –150 –150 78.124k FREQUENCY (Hz) 0 –25 –25 –50 –50 AMPLITUDE (dB) 0 –75 –100 –150 39.062k FREQUENCY (Hz) 06518-008 –150 30k 40k 50k 60k 70k –100 –125 20k 30k –75 –125 10k 20k Figure 10. Low Power Mode, FFT,1 kHz, −0.5 dB Input Tone, 128× Decimation Rate 0 0 10k FREQUENCY (Hz) Figure 7. Normal Power Mode, FFT,1 kHz, −0.5 dB Input Tone, 128× Decimation Rate –175 150k –175 06518-007 60k 125k –100 –125 40k 100k –75 –125 20k 75k Figure 9. Low Power Mode, FFT,1 kHz, −0.5 dB Input Tone, 64× Decimation Rate 0 0 50k FREQUENCY (Hz) Figure 6. Normal Power Mode, FFT,1 kHz, −0.5 dB Input Tone, 64× Decimation Rate –175 25k 06518-211 50k –175 0 5k 10k 15k 20k 25k 30k 35k FREQUENCY (Hz) Figure 11. Low Power Mode, FFT,1 kHz, −0.5 dB Input Tone, 256× Decimation Rate Figure 8. Normal Power Mode, FFT,1 kHz, −0.5 dB Input Tone, 256× Decimation Rate Rev. 0 | Page 11 of 32 06518-210 0 AMPLITUDE (dB) –100 –125 –175 AMPLITUDE (dB) –75 06518-212 AMPLITUDE (dB) 0 06518-006 AMPLITUDE (dB) AVDD1 = DVDD = VDRIVE = 2.5 V, AVDD2 = AVDD3 = AVDD4 = 5 V, VREF+ = 4.096 V, MCLK amplitude = 5 V, TA = 25°C. Linearity plots are measured to 16-bit accuracy. The input signal is reduced to avoid modulator overload and digital clipping. Fast Fourier transforms (FFTs) of −0.5 dB tones are generated from 262,144 samples in normal power mode. All other FFTs are generated from 8192 samples. 0 –25 –25 –50 –50 –75 –100 –125 –150 –150 100k 150k FREQUENCY (Hz) –175 0 –25 –25 –50 –50 AMPLITUDE (dB) 0 –75 –100 –75 –100 –125 –125 –150 –150 50k 75k FREQUENCY (Hz) –175 06518-201 25k 0 –25 –25 –50 –50 AMPLITUDE (dB) 0 –75 –100 –100 –125 –150 –150 15k 20k 25k 30k 35k FREQUENCY (Hz) –175 06518-202 10k 75k –75 –125 5k 50k Figure 16. Low Power Mode, FFT,1 kHz, −6 dB Input Tone, 128× Decimation Rate 0 0 25k FREQUENCY (Hz) Figure 13. Normal Power Mode, FFT,1 kHz, −6 dB Input Tone, 128× Decimation Rate –175 150k Figure 15. Low Power Mode, FFT,1 kHz, −6 dB Input Tone, 64× Decimation Rate 0 0 100k FREQUENCY (Hz) Figure 12. Normal Power Mode, FFT,1 kHz, −6 dB Input Tone, 64× Decimation Rate –175 50k 06518-204 50k 0 5k 10k 15k 20k 25k 30k 35k FREQUENCY (Hz) Figure 14. Normal Power Mode, FFT,1 kHz, −6 dB Input Tone, 256× Decimation Rate Figure 17. Low Power Mode, FFT,1 kHz, −6 dB Input Tone, 256× Decimation Rate Rev. 0 | Page 12 of 32 06518-205 0 AMPLITUDE (dB) –100 –125 –175 AMPLITUDE (dB) –75 06518-203 AMPLITUDE (dB) 0 06518-200 AMPLITUDE (dB) AD7764 AD7764 40 25 35 DVDD 20 DVDD 25 CURRENT (mA) CURRENT (mA) 30 AVDD1 20 AVDD2 15 AVDD3 15 AVDD1 10 AVDD2 10 5 AVDD3 AVDD4 0 5 10 15 20 25 30 35 40 MCLK FREQUENCY (MHz) 0 06518-010 0 AVDD4 0 5 10 15 20 25 30 35 40 45 MCLK FREQUENCY (MHz) Figure 18. Normal Power Mode, Current Consumption vs. MCLK Frequency, 64× Decimation Rate 06518-011 5 Figure 21. Low Power Mode, Current Consumption vs. MCLK Frequency, 64× Decimation Rate 25 40 DVDD 35 DVDD 20 25 CURRENT (mA) CURRENT (mA) 30 AVDD1 20 AVDD2 15 15 AVDD1 10 AVDD2 10 5 AVDD3 5 10 15 20 25 30 35 40 45 MCLK FREQUENCY (MHz) 0 06518-114 0 AVDD3 AVDD4 AVDD4 0 0 5 10 15 20 25 30 35 40 45 MCLK FREQUENCY (MHz) Figure 19. Normal Power Mode, Current Consumption vs. MCLK Frequency, 128× Decimation Rate 06518-115 5 Figure 22. Low Power Mode, Current Consumption vs. MCLK Frequency, 128× Decimation Rate 40 20 18 35 DVDD DVDD 16 30 CURRENT (mA) AVDD1 20 AVDD2 15 AVDD1 12 10 AVDD2 8 6 10 4 AVDD3 5 5 10 15 20 25 MCLK FREQUENCY (MHz) 30 35 40 AVDD4 0 06518-112 0 0 AVDD3 2 AVDD4 0 5 10 15 20 25 MCLK FREQUENCY (MHz) Figure 20. Normal Power Mode, Current Consumption vs. MCLK Frequency, 256× Decimation Rate 30 35 40 06518-113 CURRENT (mA) 14 25 Figure 23. Low Power Mode, Current Consumption vs. MCLK Frequency, 256× Decimation Rate Rev. 0 | Page 13 of 32 AD7764 2.0 0 1.5 –20 –40 AMPLITUDE (dB) 0.5 0 –0.5 –1.0 –60 –80 –100 –120 –140 –1.5 –160 15k 20k 25k 30k 35k 40k 45k 50k 55k 59535 CODE –180 06518-208 –2.0 6k 10k 0 20k 40k 60k 78124 FREQUENCY (Hz) Figure 24. DNL Plot 06518-209 DNL (LSB) 1.0 Figure 27. Normal Power Mode, IMD, fIN A = 49.7 kHz, fIN B = 50.3 kHz, 50 kHz Center Frequency, 128× Decimation Rate 0.003225 0.00300 0.003000 –40°C +85°C 0.00225 0.00150 0.00225 +25°C +25°C INL (%) INL (%) 0.00075 0 0.00150 –0.00075 +85°C –40°C 0.00075 –0.00150 6k 10k 15k 20k 25k 30k 35k 40k 45k 50k 55k 59535 16-BIT CODE SCALING 06518-206 0 –0.00012 –0.00300 110 109 108 SNR (dB) 107 106 NORMAL SNR 105 104 LOW SNR 102 128 192 256 DECIMATION RATE 06518-009 103 64 15k 20k 25k 30k 35k 40k 45k 16-BITCODE SCALING Figure 28. Low Power Mode INL Figure 25. Normal Power Mode INL 0 6k 10k Figure 26. Normal and Low Power Mode, SNR vs. Decimation Rate, 1 kHz, −0.5 dB Input Tone Rev. 0 | Page 14 of 32 50k 55k 59535 06518-207 –0.00225 AD7764 TERMINOLOGY Signal-to-Noise Ratio (SNR) The ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels (dB). Total Harmonic Distortion (THD) The ratio of the rms sum of harmonics to the fundamental. For the AD7764, it is defined as THD (dB ) = 20 log both inputs are shorted together) and the actual voltage producing the midscale output code. Zero Error Drift The change in the actual zero error value due to a temperature change of 1°C. It is expressed as a percentage of full scale at room temperature. Gain Error The first transition (from 100…000 to 100…001) should occur for an analog voltage 1/2 LSB above the nominal negative full scale. The last transition (from 011…110 to 011…111) should occur for an analog voltage 1 1/2 LSB below the nominal full scale. The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition, from the difference between the ideal levels. V22 + V32 + V42 + V52 + V62 V1 where: V1 is the rms amplitude of the fundamental. V2, V3, V4, V5, and V6 are the rms amplitudes of the second to the sixth harmonics. Gain Error Drift The change in the actual gain error value due to a temperature change of 1°C. It is expressed as a percentage of full scale at room temperature. Nonharmonic Spurious-Free Dynamic Range (SFDR) The ratio of the rms signal amplitude to the rms value of the peak spurious spectral component, excluding harmonics. Dynamic Range The ratio of the rms value of the full scale to the rms noise measured with the inputs shorted together. The value for dynamic range is expressed in decibels. Intermodulation Distortion With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities creates distortion products at sum and difference frequencies of mfa ± nfb, where m, n = 0, 1, 2, 3, and so on. Intermodulation distortion terms are those for which neither m nor n is equal to 0. For example, the secondorder terms include (fa + fb) and (fa − fb), while the third-order terms include (2fa + fb), (2fa − fb), (fa + 2fb), and (fa − 2fb). The AD7764 is tested using the CCIF standard, where two input frequencies near the top end of the input bandwidth are used. In this case, the second-order terms are usually distanced in frequency from the original sine waves, and the third-order terms are usually at a frequency close to the input frequencies. As a result, the second- and third-order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification, where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in dB. Integral Nonlinearity (INL) The maximum deviation from a straight line passing through the endpoints of the ADC transfer function. Differential Nonlinearity (DNL) The difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC. Zero Error The difference between the ideal midscale input voltage (when Rev. 0 | Page 15 of 32 AD7764 THEORY OF OPERATION The AD7764 features an on-chip fully differential amplifier to feed the Σ-Δ modulator pins , an on-chip reference buffer, and a FIR filter block to perform the required digital filtering of the Σ-Δ modulator output. Using this Σ-Δ conversion technique with the added digital filtering, the analog input is converted to an equivalent digital word. Σ-Δ MODULATION AND DIGITAL FILTERING The input waveform applied to the modulator is sampled and an equivalent digital word is output to the digital filter at a rate equal to ICLK. By employing oversampling, the quantization noise is spread across a wide bandwidth from 0 to fICLK. This means that the noise energy contained in the signal band of interest is reduced (see Figure 29). To further reduce the quantization noise, a high-order modulator is employed to shape the noise spectrum so that most of the noise energy is shifted out of the signal band (see Figure 30). QUANTIZATION NOISE BAND OF INTEREST Figure 29. Σ-Δ ADC, Quantization Noise fICLK/2 06518-013 NOISE SHAPING BAND OF INTEREST The first filter receives data from the modulator at ICLK MHz where it is decimated 4× to output data at (ICLK/4) MHz. The second filter allows the decimation rate to be chosen from 8× to 32×. The digital filtering on the AD7764 provides full-band filtering. This means that its stop-band attenuation occurs at the Nyquist frequency (ODR/2). This feature provides increased protection against aliasing of sampled frequencies that lie above the Nyquist rate (ODR/2). The filter gives maximum attenuation at the Nyquist rate (see Figure 32). This means that it attenuates all possible alias frequencies by 110 dB. The frequency response in Figure 32 occurs when the AD7764 is operated with a 40 MHz MCLK in the decimate 64× mode. Note that the first stop-band frequency occurs at Nyquist. The frequency response of the filter scales with both the decimation rate chosen and the MCLK frequency applied. The third filter has a fixed decimation rate of 2×. Table 6 shows some characteristics of the digital filtering where ICLK = MCLK/2. The group delay of the filter is defined to be the delay to the center of the impulse response and is equal to the computation plus the filter delays. The delay until valid data is available (the FILTER-SETTLE status bit is set) is approximately twice the filter delay plus the computation delay. This is listed in terms of MCLK periods in Table 6. 06518-012 fICLK/2 The AD7764 employs three FIR filters in series. By using different combinations of decimation ratios, data can be obtained from the AD7764 at three data rates. 0 Figure 30. Σ-Δ ADC, Noise Shaping PASS-BAND RIPPLE = 0.05dB –0.1dB FREQUENCY = 125.1kHz –3dB FREQUENCY = 128kHz STOP BAND = 156.25kHz –20 AMPLITUDE (dB) –40 BAND OF INTEREST Figure 31. Σ-Δ ADC, Digital Filter Cutoff Frequency –60 –80 –100 –120 –140 The digital filtering that follows the modulator removes the large out-of-band quantization noise (see Figure 31) while also reducing the data rate from fICLK at the input of the filter to fICLK/64 or less at the output of the filter, depending on the decimation rate used. –160 0 50 100 150 200 250 FREQUENCY (kHz) 300 06518-015 fICLK/2 06518-014 DIGITAL FILTER CUTOFF FREQUENCY Figure 32. Filter Frequency Response (312.5 kHz ODR) Table 6. Configuration with Default Filter ICLK Frequency 20 MHz 20 MHz 20 MHz 12.288 MHz 12.288 MHz 12.288 MHz Decimation Rate 64× 128× 256× 64× 128× 256× Data State Fully filtered Fully filtered Fully filtered Fully filtered Fully filtered Fully filtered Computation Delay 2.25 μs 3.1 μs 4.65 μs 3.66 μs 5.05 μs 7.57 μs Filter Delay 87.6 μs 174 μs 346.8 μs 142.6 μs 283.2 μs 564.5 μs Rev. 0 | Page 16 of 32 SYNC to FILTER-SETTLE 7122 × tMCLK 14217 × tMCLK 27895 × tMCLK 7122 × tMCLK 14217 × tMCLK 27895 × tMCLK Pass-Band Bandwidth 125 kHz 62.5 kHz 31.25 kHz 76.8 kHz 38.4 kHz 19.2 kHz Output Data Rate (ODR) 312.5 kHz 156.25 kHz 78.125 kHz 192 kHz 96 kHz 48 kHz AD7764 AD7764 INPUT STRUCTURE The AD7764 requires a 4.096 V input to the reference pin, VREF+, supplied by a high precision reference, such as the ADR444. Because the input to the device’s Σ-Δ modulator are fully differential, the effective differential reference range is 8.192 V. VREF +( Diff ) = 2 × 4.096 = 8.192 V As is inherent in Σ-Δ modulators, only a certain portion of this full reference may be used. With the AD7764, 80% of the full differential reference may be applied to the modulator’s differential inputs. INPUT VOLTAGE (V) Modulator _ Input FULLSCALE = 8.192 V × 0.8 = 6.5536 V This means that a maximum of ±3.2768 V p-p full-scale can be applied to each of the AD7764 modulator inputs (Pin 5 and Pin 6), with the AD7764 being specified with an input −0.5 dB down from full scale(−0.5 dBFS). The AD7764 modulator inputs must have a common-mode input of 2.048 V. Figure 33 shows the relative scaling between the differential voltages applied to the modulator pins, and the respective 24-bit twos complement digital outputs. OVERRANGE REGION TWOS COMPLEMENT DIGITAL OUTPUT +4.096V VIN+ = 3.6855V VIN– = 0.4105V +3.2768V = MODULATOR FULL-SCALE = 80% OF 4.096V 0111 1111 1111 1111 1111 1111 0111 1000 1101 0110 1111 1101 –0.5dBFS INPUT 0000 0000 0000 0000 0000 0001 0000 0000 0000 0000 0000 0000 1111 1111 1111 1111 1111 1111 VIN+ = 2.048V VIN– = 2.048V DIGITAL OUTPUT ON SDO PIN –0.5dBFS INPUT VIN+ = 0.4105V VIN– = 3.6855V 1000 0111 0010 1001 0000 0010 1000 0000 0000 0000 0000 0000 80% OF 4.096V = MODULATOR FULL-SCALE = –3.2768V –4.096V OVERRANGE REGION Figure 33. AD7764 Scaling: Modulator Input Voltage vs. Digital Output Code Rev. 0 | Page 17 of 32 06518-120 INPUT TO MODULATOR PIN 5 AND PIN 6 VIN– AND VIN+ AD7764 ON-CHIP DIFFERENTIAL AMPLIFIER The AD7764 contains an on-board differential amplifier that is recommended to drive the modulator input pins. Pin 1, Pin 2, Pin 3, and Pin 4 on the AD7764 are the differential input and output pins of the amplifier. The external components, RIN, RFB, CFB, CS, and RM, are placed around Pin 1 through Pin 6 to create the recommended configuration. To achieve the specified performance, the differential amplifier should be configured as a first-order antialias filter, as shown in Figure 34, using the component values listed in Table 7. The inputs to the differential amplifier are then routed through the external component network before being applied to the modulator inputs, VIN− and VIN+, (Pin 5 and Pin 6). Using the optimal values in the table as an example yields a 25 dB attenuation at the first alias point of 19.6 MHz. CFB The common-mode input at each of the differential amplifier inputs (Pin VINA+ and Pin VINA−) can range from −0.5 V dc to 2.2 V dc. The amplifier has a constant output common-mode voltage of 2.048 V, that is, VREF/2, the requisite common mode voltage for the modulator input pins (VIN+ and VIN−). Figure 35 shows the signal conditioning that occurs using the differential amplifier configuration detailed in Table 7 with a ±2.5 V input signal to the differential amplifier. The amplifier in this example is biased around ground and is scaled to provide ±3.168 V p-p (−0.5 dBFS) on each modulator input with a 2.048 V common mode. +2.5V +3.632V 0V +2.048V VIN+ A +0.464V –2.5V RFB +2.5V RM VIN– CS B DIFF AMP CM RM RIN 1 +0.464V 06518-122 Table 7. On-Chip Differential Filter Component Values Optimal Tolerance Range1 –2.5V Figure 35. Differential Amplifier Signal Conditioning Figure 34. Differential Amplifier Configuration RM (Ω) 43 36 to 47 +2.048V 06518-024 CFB RFB (kΩ) 3.01 2.4 to 4.87 CS (pF) 8.2 0 to 10 VIN– 0V VIN+ RFB RIN (kΩ) 4.75 2.37 to 5.76 +3.632V B CFB (pF) 47 20 to 100 CM (pF) 33 39 to 56 To obtain maximum performance from the AD7764, it is advisable to drive the ADC with differential signals. Figure 36 shows how a bipolar, single-ended signal biased around ground can drive the AD7764 with the use of an external op amp, such as the AD8021. CFB RFB 2R Values shown are the acceptable tolerances for each component when altered relative to the optimal values used to achieve the stated specifications of the device. VIN 2R AD8021 The range of values for each of the components in the differential amplifier configuration is listed in Table 7. When using the differential amplifier to gain the input voltages to the required modulator input range, it is advisable to implement the gain function by changing RIN and leaving the RFB as the listed optimal value. Rev. 0 | Page 18 of 32 RIN RM VIN– CS R RIN DIFF AMP RM CM VIN+ RFB CFB Figure 36. Single-Ended-to-Differential Conversion 06518-026 A RIN AD7764 MODULATOR INPUT STRUCTURE The AD7764 employs a double-sampling front end, as shown in Figure 37. For simplicity, only the equivalent input circuitry for VIN+ is shown. The equivalent circuitry for VIN− is the same. CS1 SS1 SH3 CPA SH1 CPB1 SS3 ANALOG MODULATOR Capacitors CPA, CPB1, and CPB2 represent parasitic capacitances that include the junction capacitances associated with the MOS switches. CS2 SS2 SH4 SH2 CPB2 Table 8. Equivalent Component Values SS4 06518-027 VIN+ Sampling Switches SS1 and SS3 are driven by ICLK, whereas Sampling Switches SS2 and SS4 are driven by ICLK. When ICLK is high, the analog input voltage is connected to CS1. On the falling edge of ICLK , the SS1 and SS3 switches open and the analog input is sampled on CS1. Similarly, when ICLK is low, the analog input voltage is connected to CS2. On the rising edge of ICLK, the SS2 and SS4 switches open, and the analog input is sampled on CS2. CS1 13 pF Figure 37. Equivalent Input Circuit Rev. 0 | Page 19 of 32 CS2 13 pF CPA 13 pF CPB1/2 5 pF AD7764 AD7764 INTERFACE READING DATA READING STATUS AND OTHER REGISTERS The AD7764 uses an SPI-compatible serial interface. The timing diagram in Figure 2 shows how the AD7764 transmits its conversion results. The AD7764 features a gain correction register, an overrange register, and a read-only status register. To read back the contents of these registers, the user must first write to the control register of the device, and set the bit that corresponds to the register to be read. The next read operation outputs the contents of the selected register (on the SDO pin) instead of a conversion result. The data read from the AD7764 is clocked out using the serial clock output (SCO). The SCO frequency is half that of the MCLK input to the AD7764. The conversion result output on the serial data output (SDO) line is framed by the frame synchronization output, FSO, which is sent logic low for 32 SCO cycles. Each bit of the new conversion result is clocked onto the SDO line on the rising SCO edge and is valid on the falling SCO edge. The 32-bit result consists of the 24 data bits followed by five status bits followed further by three zeros. The five status bits are listed in Table 9 and described below the table. • D6 OVR D5 LPWR D4 DEC_RATE 1 D3 DEC_RATE 0 The FILTER-SETTLE bit indicates whether the data output from the AD7764 is valid. After resetting the device (using the RESET pin) or clearing the digital filter (using the SYNC pin), the FILTER-SETTLE bit goes logic low to indicate that the full settling time of the filter has not yet passed and that the data is not yet valid. The FILTERSETTLE bit also goes to zero when the input to the part has asserted the overrange alerts. • The OVR (overrange) bit is described in the Overrange Alerts section. • The LPWR bit is set to logic high when the AD7764 is operating in low power mode. See the Power Modes section for further details. • The DEC_RATE 1 and DEC_RATE 0 bits indicate the decimation ratio used. Table 10 is a truth table for the decimation rate bits. Table 10. Decimation Rate Status Bits Decimate 64× 1281× 256× DEC_RATE 1 0 1 0 The AD7764 Registers section provides more information on the relevant bits in the control register. WRITING TO THE AD7764 Table 9. Status Bits During Data Read D7 FILTER-SETTLE To ensure that the next read cycle contains the contents of the register written to, the write operation to that register must be completed a minimum of 8 × tSCO before the falling edge of FSO, which indicates the start of the next read cycle. See Figure 4 for further details. DEC_RATE 0 1 X 0 A write operation to the AD7764 is shown in Figure 3. The serial writing operation is synchronous to the SCO signal. The status of the frame synchronization input, FSI, is checked on the falling edge of the SCO signal. If the FSI line is low, then the first data bit on the serial data in (SDI) line is latched in on the next SCO falling edge. Set the active edge of the FSI signal to occur at a position when the SCO signal is high or low to allow setup and hold times from the SCO falling edge to be met. The width of the FSI signal can be set to between 1 and 32 SCO periods wide. A second, or subsequent, falling edge that occurs before 32 SCO periods have elapsed, is ignored. Figure 3 details the format for the serial data being written to the AD7764 through the SDI pin. Thirty-two bits are required for a write operation. The first 16 bits are used to select the register address that the data being read is intended for. The second 16 bits contain the data for the selected register. Writing to the AD7764 is allowed at any time, even while reading a conversion result. Note that after writing to the devices, valid data is not output until after the settling time for the filter has elapsed. The FILTER-SETTLE status bit is asserted at this point to indicate that the filter has settled and that valid data is available at the output. 1 Don’t care. If the DEC_RATE 1 bit is set to 1, AD7764 is in Decimate 128× mode. Rev. 0 | Page 20 of 32 AD7764 AD7764 FUNCTIONALITY Following a SYNC, the digital filter needs time to settle before valid data can be read from the AD7764. The user knows there is valid data on the SDO line by checking the FILTER-SETTLE status bit (see D7 in Table 9) that is output with each conversion result. The time from the rising edge of SYNC until the FILTERSETTLE bit asserts depends on the filter configuration used. See the Theory of Operation section and the values listed in Table 6 for details on calculating the time until FILTER-SETTLE asserts. Note that the FILTER_SETTLE bit is designed as a reactionary flag to indicate when the conversion data output is valid. OVERRANGE ALERTS The AD7764 offers an overrange function in both a pin and status bit output. The overrange alerts indicate when the voltage applied to the AD7764 modulator input pins exceeds the limit set in the overrange register, indicating that the voltage applied is approaching a level where the modulator will be overranged. To set this limit, the user must program the register. The default overrange limit is set to 80% of the VREF voltage (see the AD7764 Registers section). The OVERRANGE pin outputs logic high to alert the user that the modulator has sampled an input voltage greater in magnitude than the overrange limit as set in the overrange register. The OVERRANGE pin is set to logic high when the modulator samples an input above the overrange limit. Once the input returns below the limit, the OVERRANGE pin returns to zero. The OVERRANGE pin is updated after the first FIR filter stage. Its output changes at the ICLK/4 frequency. HI LO t OVERRANGE LIMIT OBSOLUTE INPUT TO AD7764 [(VIN+) – (VIN–)] OUTPUT FREQUENCY OF FIR FILTER 1 = ICLK/4 OUTPUT DATA RATE (ODR) (ICLK/DECIMATION RATE OVERRANGE LIMIT LOGIC LEVEL OVR BIT Connect common MCLK, SYNC and RESET signals to all AD7764 devices in the system. On the falling edge of the SYNC signal, the digital filter sequencer is reset to 0. The filter is held in a reset state until a rising edge of the SCO senses SYNC high. Thus, to perform a synchronization of devices, a SYNC pulse of a minimum of 2.5 ICLK cycles in length can be applied, synchronous to the falling edge of SCO. On the first rising edge of SCO after SYNC goes logic high, the filter is taken out of reset, and the multiple parts gather input samples synchronously. LOGIC LEVEL HI LO t 06518-016 The SYNC function allows multiple AD7764s, operated from the same master clock, that use common SYNC and RESET signals to be synchronized so that each ADC simultaneously updates its output register. Figure 38. OVERRANGE Pin and OVR Bit vs. Absolute Voltage Applied to Modulator The output points from FIR Filter 1 in Figure 38 are not drawn to scale relative to the output data rate points. The FIR Filter 1 output is updated either 16×, 32×, or 64× faster than the output data rate depending on the decimation rate in operation. POWER MODES During power-up, the AD7764 defaults to operate in normal power mode. There is no register write required. The AD7764 also offers low power mode. To operate the device in low power mode, the user sets the LPWR bit in the control register to logic high (See Figure 39). Operating the AD7764 in low power mode has no impact on the output data rate or available bandwidth. SCO (O) 32 × tSCO FSI (I) SDI (I) CONTROL REGISTER ADDRESS 0x0001 LOW POWER MODE DATA 0x0010 Figure 39. Write Scheme for Low Power Mode The AD7764 features a RESET/PWRDWN pin. Holding the input to this pin logic low places the AD7764 in power-down mode. All internal circuitry is reset. To utilize the RESET functionality, pulse the input to this pin low for a minimum of one MCLK period. This action resets the internal circuitry. When the AD7764 receives a logic high input on the RESET/ PWRDWN pin, the device powers up. The OVR status bit is output as Bit D6 on SDO during a data conversion, and can be checked in the AD7764 status register. This bit is less dynamic than the OVERRANGE pin output. It is updated on each conversion result output, that is, the bit Rev. 0 | Page 21 of 32 06518-017 The SYNC input to the AD7764 provides a synchronization function that allows the user to begin gathering samples of the analog front-end input from a known point in time. changes at the output data rate. If the modulator has sampled a voltage input that exceeded the overrange limit during the process of gathering samples for a particular conversion result output, then the OVR bit is set to logic high. OVERRANGE PIN OUTPUT SYNCHRONIZATION AD7764 DECIMATION RATE PIN Table 11 DEC_RATE Pin Settings The decimation rate of the AD7764 is selected using the DEC_RATE pin. Table 11 shows the voltage input settings required for each of the three decimation rates. Decimate 64× 128× 256× Rev. 0 | Page 22 of 32 DEC_RATE Pin DVDD Floating GND Max Output Data Rate 312.5 kHz 156.25 kHz 78.125 kHz AD7764 DAISY CHAINING Daisy chaining devices allows numerous devices to use the same digital interface lines. This feature is especially useful for reducing component count and wiring connections, such as in isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register. from the devices AD7764 (B), AD7764 (C), and AD7764 (D), respectively with all conversion results output in an MSB first sequence. The signals output from the daisy chain are the stream of conversion results from the SDO pin of AD7764 (A) and the FSO signal output by the first device in the chain, AD7764 (A). The block diagram in Figure 40 shows how to connect devices to achieve daisy-chain functionality. Figure 40 shows four AD7764 devices daisy-chained together with a common MCLK signal applied. This can only work in decimate 128× or 256× modes. The falling edge of FSO signals the MSB of the first conversion output in the chain. FSO stays logic low throughout the 32 SCO clock periods needed to output the AD7764 (A) result and then goes logic high during the output of the conversion results from the devices AD7764 (B), AD7764 (C), and AD7764 (D). READING DATA IN DAISY-CHAIN MODE The maximum number of devices that can be daisy-chained is dependent on the decimation rate selected. Calculate the maximum number of devices that can be daisy chained by simply dividing the chosen decimation rate by 32 (the number of bits that must be clocked out for each conversion). Table 12 provides the maximum number of chained devices for each decimation rate. Referring to Figure 40, note that the SDO line of AD7764 (A) provides the output data from the chain of AD7764 converters. Also, note that for the last device in the chain, AD7764 (D), the SDI pin is connected to ground. All of the devices in the chain must use common MCLK and SYNC signals. To enable the daisy-chain conversion process, apply a common SYNC pulse to all devices (see the Synchronization section). Table 12. Maximum Chain Length for all Decimation Rates Decimation Rate 256× 128× 64× After applying a SYNC pulse to all devices, the filter settling time must pass before the FILTER-SETTLE bit is asserted indicating valid conversion data at the output of the chain of devices. As shown in Figure 41, the first conversion result is output from the device labeled AD7764 (A). This 32-bit conversion result is then followed by the conversion results Maximum Chain Length 8 4 2 FSI AD7764 (D) AD7764 (C) FSI AD7764 (B) FSI SDI SDO FSI SDI SYNC SDO SYNC MCLK FSI SDI SDO SYNC MCLK AD7764 (A) FSO SDI SDO SYNC MCLK MCLK 06518-018 SYNC MCLK Figure 40. Daisy-Chaining Four Devices in Decimate 128× Mode Using a 40 MHz MCLK Signal 32 × tSCO 32 × tSCO 32 × tSCO 32 × tSCO AD7764 (A) 32-BIT OUTPUT AD7764 (B) 32-BIT OUTPUT AD7764 (C) 32-BIT OUTPUT AD7764 (D) 32-BIT OUTPUT SDI (A) = SDO (B) AD7764 (B) AD7764 (C) AD7764 (D) SDI (B) = SDO (C) AD7764 (C) AD7764 (D) SDI (C) = SDO (D) AD7764 (D) SCO SDO (A) AD7764 (A) 32-BIT OUTPUT AD7764 (B) 32-BIT OUTPUT AD7764 (B) AD7764 (C) AD7764 (C) AD7764 (D) AD7764 (D) Figure 41. Daisy-Chain Mode, Data Read Timing Diagram (for Daisy-Chain Configuration Shown in Figure 40) Rev. 0 | Page 23 of 32 06518-019 FSO (A) AD7764 WRITING DATA IN DAISY-CHAIN MODE Writing to AD7764 devices in daisy-chain mode is similar to writing to a single device. The serial writing operation is synchronous to the SCO signal. The status of the frame synchronization input, FSI, is checked on the falling edge of the SCO signal. If the FSI line is low, then the first data bit on the serial data in the SDI line is latched in on the next SCO falling edge. Writing data to the AD7764 in daisy-chain mode operates with the same timing structure as writing to a single device (see Figure 3). The difference between writing to a single device and writing to a number of daisy-chained devices is in the implementation of the FSI signal. The number of devices that are in the daisy chain determines the period for which the FSI signal must remain logic low. To write to n number of devices in the daisy chain, the period between the falling edge of FSI and the rising edge of FSI must be between 32 × (n−1) to 32 × n SCO periods. For example, if three AD7764 devices are being written to in daisy-chain mode, FSI is logic low for between 32 × (3−1) to 32 × 3 SCO pulses. This means that the rising edge of FSI must occur between the 64th and 96th SCO period. The AD7764 devices can be written to at any time. The falling edge of FSI overrides all attempts to read data from the SDO pin. In the case of a daisy chain, the FSI signal remaining logic low for more than 32 SCO periods indicates to the AD7764 device that there are more devices further on in the chain. This means the AD7764 directs data that is input on the SDI pin to its SDO pin. This ensures that data is passed to the next device in the chain. FSI AD7764 (D) FSI FSI SDI SDI AD7764 (C) SDO SYNC MCLK AD7764 (B) AD7764 (A) FSI SDI SDO SYNC SDI SDO SYNC MCLK FSI FSO SDI SDO SYNC MCLK SCO MCLK 06518-020 SYNC MCLK Figure 42. Writing to AD7764 Daisy-Chain Configuration FSI t10 32 × tSCO 32 × tSCO 32 × tSCO 31 × tSCO SCO SDI (C) = SDO (D) SDI (D) SDI (C) SDI (B) = SDO (C) SDI (B) SDI (A) = SDO (B) SDI (A) Figure 43. Daisy-Chain Write Timing Diagram; Writing to Four AD7764 Devices Rev. 0 | Page 24 of 32 06518-021 SDI (D) AD7764 CLOCKING THE AD7764 The AD7764 requires an external low jitter clock source. This signal is applied to the MCLK pin. An internal clock signal (ICLK) is derived from the MCLK input signal. The ICLK controls the internal operation of the AD7764. The maximum ICLK frequency is 20 MHz. To generate the ICLK ICLK = MCLK/2 For output data rates equal to those used in audio systems, a 12.288 MHz ICLK frequency can be used. As shown in Table 6, output data rates of 96 kHz and 48 kHz are achievable with this ICLK frequency. t j (rms) = 256 = 470 ps 2 × π × 19.2 × 103 × 105.45 The input amplitude also has an effect on these jitter figures. For example, if the input level is 3 dB below full-scale, the allowable jitter is increased by a factor of √2, increasing the first example to 57.75 ps rms. This happens when the maximum slew rate is decreased by a reduction in amplitude. Figure 44 and Figure 45 illustrate this point, showing the maximum slew rate of a sine wave of the same frequency, but with different amplitudes. MCLK JITTER REQUIREMENTS The MCLK jitter requirements depend on a number of factors and are given by t j(rms ) = OSR SNR (dB) 2 × π × f IN × 10 20 1.0 0.5 0 where: OSR = oversampling ratio = fICLK/ODR. fIN = maximum input frequency. SNR(dB) = target SNR. –0.5 This example can be taken from Table 6, where: –1.0 Figure 44. Maximum Slew Rate of Sine Wave with Amplitude of 2 V p-p ODR = 312.5 kHz. fICLK = 20 MHz. fIN (max) = 156.25 kHz. SNR = 104 dB. t j (rms ) = 06518-022 Example 1 1.0 64 = 51.41 ps 2 × π × 156.25 × 10 3 ×10 5.2 0.5 This is the maximum allowable clock jitter for a full-scale, 156.25 kHz input tone with the given ICLK and output data rate. 0 Example 2 –0.5 ODR = 48 kHz. fICLK = 12.288 MHz. fIN (max) = 19.2 kHz. SNR = 109 dB. –1.0 06518-023 Take a second example from Table 6, where: Figure 45. Maximum Slew Rate of Same Frequency Sine Wave with Amplitude of 1 V p-p Rev. 0 | Page 25 of 32 AD7764 DECOUPLING AND LAYOUT INFORMATION The decoupling of the supplies applied to the AD7764 is important in achieving maximum performance. Each supply pin must be decoupled to the correct ground pin with a 100 nF, 0603 case size capacitor. Pay particular attention to decoupling Pin 7 (AVDD2) directly to the nearest ground pin (Pin 8). The digital ground pin AGND2 (Pin 20) is routed directly to ground. Also, connect REFGND (Pin 26) directly to ground. The DVDD (Pin 17) and AVDD3 (Pin 28) supplies should be decoupled to the ground plane at a point away from the device. It is advised to decouple the supplies that are connected to the following supply pins through 0603 size, 100 nF capacitors to a star ground point linked to Pin 23 (AGND1): VREF+ (Pin 27) • AVDD4 (Pin 25) • AVDD1 (Pin 24) • AVDD2 (Pin 21) 10µF + ADR444 +VIN VOUT 6 100µF DIFFERENTIAL AMPLIFIER COMPONENTS The components recommended for use around the on-chip differential amplifier are detailed in Table 7. Matching the components on both sides of the differential amplifier is important to minimize distortion of the signal applied to the amplifier. A tolerance of 0.1% or better is required for these components. Symmetrical routing of the tracks on both sides of the differential amplifier also assists in achieving stated performance. Figure 48 shows a typical layout for the components around the differential amplifier. Note that the traces for both differential paths are made as symmetrical as possible and the feedback resistors and capacitors are placed on the underside of the PCB to enable the simplest routing. RIN CFB VINA+ GND RIN Figure 48. Typical Layout Structure for Surrounding Components VREF + (PIN 27) LAYOUT CONSIDERATIONS AVDD1 (PIN 24) PIN 15 While using the correct components is essential to achieve optimum performance, the correct layout is equally as important. The AD7764 product page on www.analog.com contains the Gerber files for the AD7764 evaluation board. The Gerber files should be used as a reference when designing any system using the AD7764. AVDD2 (PIN 21) VIA TO GND FROM PIN 20 06518-133 GND RFB VINA– AVDD3 (PIN 28) PIN 23 STAR-POINT GND 100nF Figure 47. Reference Connection A layout decoupling scheme for the these supplies, which connect to the right hand side of the AD7764, is shown in Figure 46. Note the star-point ground created at Pin 23. AVDD4 (PIN 25) VREF + PIN 27 + GND 4 100nF 200Ω 06518-135 • 2 7.5V 06518-134 SUPPLY DECOUPLING Figure 46. Supply Decoupling REFERENCE VOLTAGE FILTERING A low noise reference source, such as the ADR444 or ADR34 (4.096 V), is suitable for use with the AD7764. The reference voltage supplied to the AD7764 should be decoupled and filtered as shown in Figure 47. The recommended scheme for the reference voltage supply is a 200 Ω series resistor connected to a 100 μF tantalum capacitor, followed by a 10 nF decoupling capacitor very close to the VREF+ pin. The use of ground planes should be carefully considered. To ensure that the return currents through the decoupling capacitors are flowing to the correct ground pin, the ground side of the capacitors should be as close to the ground pin associated with that supply as recommended in the Supply Decoupling section. Rev. 0 | Page 26 of 32 AD7764 USING THE AD7764 Step1 through Step 5 detail the sequence for powering up and using the AD7764. 1. Apply power to the device. 2. Start the clock oscillator, applying MCLK. 3. Take RESET low for a minimum of one MCLK cycle. 4. Wait a minimum of two MCLK cycles after RESET has been released. 5. If multiple parts are being synchronized, a SYNC pulse must be applied to the parts. Otherwise, no SYNC pulse is required. Data can then be read from the device using the default gain and overrange threshold values. The conversion data read is not valid, however, until the settling time of the filter has elapsed. Once this has occurred, the FILTER-SETTLE status bit is set indicating that the data is valid. Values for gain and overrange thresholds can be written to or read from the respective registers at this stage. BIAS RESISTOR SELECTION The AD7764 requires a resistor to be connected between the RBIAS and AGND pins. The resistor value should be selected to give a current of 25 μA through the resistor to ground. For a 4.096 V reference voltage, the correct resistor value is 160 kΩ. When applying the SYNC pulse • The application of a SYNC pulse to the device must not coincide with a write to the device. • Ensure that the SYNC pulse is taken low for a minimum of 2.5 ICLK cycles. Rev. 0 | Page 27 of 32 AD7764 AD7764 REGISTERS The AD7764 has a number of user-programmable registers. The control register is used to set the functionality of the on-chip buffer and differential amplifier and provides the option to power down the AD7764. There are also digital gain and overrange threshold registers. Writing to these registers involves writing the register address followed by a 16-bit data word. The register addresses, details of individual bits, and default values are provided in this section. CONTROL REGISTER Table 13. Control Register (Address 0x0001, Default Value 0x0000) MSB D15 0 D14 RD OVR D13 RD GAIN D12 0 D11 RD STAT D10 0 D9 SYNC D8 0 D7 BYPASS REF D6 0 D5 0 D4 0 D3 PWR DOWN D2 LPWR D1 REF BUF OFF LSB D0 AMP OFF Table 14. Bit Descriptions of Control Register Bit 14 Mnemonic RD OVR 1, 2, 13 11 9 RD GAIN1, 2 RD STAT1, 2 SYNC1 7 3 2 1 0 BYPASS REF PWR DOWN LPWR REF BUF OFF AMP OFF 1 2 Comment Read Overrange. If this bit is set, the next read operation outputs the contents of the overrange threshold register instead of a conversion result. Read Gain. If this bit is set, the next read operation outputs the contents of the digital gain register. Read Status. If this bit is set, the next read operation outputs the contents of the status register. Synchronize. Setting this bit initiates an internal synchronization routine. Setting this bit simultaneously on multiple devices synchronizes all filters. Bypass Reference. Setting this bit bypasses the reference buffer if the buffer is off. Power Down. A logic high powers the device down without resetting. Writing a 0 to this bit powers the device back up. Low Power Mode. Set to Logic 1 when AD7764 is in low power mode. Reference Buffer Off. Asserting this bit powers down the reference buffer. Amplifier Off. Asserting this bit switches the differential amplifier off. Bit 14 to Bit 11 and Bit 9 are self-clearing bits. Only one of the bits can be set in any write operation because it determines the contents of the next read operation. STATUS REGISTER Table 15. Status Register (Read Only) MSB D15 PARTNO D14 1 D13 0 D12 0 D11 0 D10 FILTERSETTLE D9 0 D8 OVR D7 0 D6 1 D5 0 D4 REF BUF ON D3 AMP ON D2 LPWR D1 DEC 1 LSB D0 DEC 0 Table 16. Bit Descriptions of Status Register Bit 15 10 9 8 4 3 2 1 to 0 Mnemonic PARTNO FILTERSETTLE 0 OVR REF BUF ON AMP ON LPWR DEC[1:0] Comment Part Number. This bit is set to one for the AD7764. Filter Settling Bit. This bit corresponds to the FILTER-SETTLE bit in the status word output in the second 16-bit read operation. It indicates when data is valid. Zero. This bit is set to Logic 0. Overrange. If the current analog input exceeds the current overrange threshold, this bit is set. Reference Buffer On. This bit is set when the reference buffer is in use. Amplifier On. This bit is set when the input amplifier is in use. Low power mode. This bit is set when operating in low power mode. Decimation Rate. These bits correspond to decimation rate in use. Rev. 0 | Page 28 of 32 AD7764 GAIN REGISTER—ADDRESS 0x0004 OVERRANGE REGISTER—ADDRESS 0x0005 Non-Bit-Mapped, Default Value 0xA000 Non-Bit-Mapped, Default Value 0xCCCC The gain register is scaled such that 0x8000 corresponds to a gain of 1.0. The default value of this register is 1.25 (0xA000). This results in a full-scale digital output when the input is at 80% of VREF, tying in with the maximum analog input range of ±80% of VREF p-p. The overrange register value is compared with the output of the first decimation filter to obtain an overload indication with minimum propagation delay. This is prior to any gain scaling. The default value is 0xCCCC, which corresponds to 80% of VREF (the maximum permitted analog input voltage) Assuming VREF = 4.096 V, the bit is then set when the input voltage exceeds approximately 6.55 V p-p differential. The overrange bit is set immediately if the analog input voltage exceeds 100% of VREF for more than four consecutive samples at the modulator rate. Rev. 0 | Page 29 of 32 AD7764 OUTLINE DIMENSIONS 9.80 9.70 9.60 28 15 4.50 4.40 4.30 1 6.40 BSC 14 PIN 1 0.65 BSC 0.15 0.05 COPLANARITY 0.10 0.30 0.19 1.20 MAX SEATING PLANE 0.20 0.09 8° 0° 0.75 0.60 0.45 COMPLIANT TO JEDEC STANDARDS MO-153-AE Figure 49. 28-Lead Thin Shrink Small Outline [TSSOP] (RU-28) Dimensions shown in millimeters ORDERING GUIDE Model AD7764BRUZ1 AD7764BRUZ-REEL71 EVAL-AD7764EBZ1 1 Temperature Range –40°C to +85°C –40°C to +85°C Package Description 28-Lead Thin Shrink Small Outline [TSSOP] 28-Lead Thin Shrink Small Outline [TSSOP] Evaluation Board Z = RoHS Compliant Part. Rev. 0 | Page 30 of 32 Package Option RU-28 RU-28 AD7764 NOTES Rev. 0 | Page 31 of 32 AD7764 NOTES ©2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06518-0-6/07(0) Rev. 0 | Page 32 of 32