20-Bit, Pin-Programmable, Low Power Sigma-Delta ADC AD7781 Pin-programmable filter response Update rate: 10 Hz or 16.7 Hz Pin-programmable in-amp gain Pin-programmable power-down and reset Status function Internal clock oscillator Internal bridge power-down switch Current 115 μA typical (gain = 1) 330 μA typical (gain = 128) Simultaneous 50 Hz/60 Hz rejection Power supply: 2.7 V to 5.25 V −40°C to +105°C temperature range Independent interface power supply Packages 14-lead, narrow body SOIC 16-lead TSSOP 2-wire serial interface (read-only device) SPI compatible Schmitt trigger on SCLK FUNCTIONAL BLOCK DIAGRAM GND AVDD GAIN REFIN(+) REFIN(–) AIN(+) DOUT/RDY G=1 OR 128 20-BIT Σ-Δ ADC AIN(–) SCLK BPDSW INTERNAL CLOCK AD7781 DVDD FILTER PDRST 08162-001 FEATURES Figure 1. Table 1. Parameter Output Data Rate RMS Noise C Grade B Grade P-P Resolution C Grade B Grade Settling Time Gain = 128 10 Hz 16.7 Hz 10 Hz Gain = 1 16.7 Hz 44 nV 55 nV 65 nV 90 nV 2.4 μV 2.4 μV 2.7 μV 2.7 μV 17.6 17.3 300 ms 17.1 16.6 120 ms 18.8 18.8 300 ms 18.7 18.7 120 ms APPLICATIONS Weigh scales Pressure measurement Industrial process control Portable instrumentation GENERAL DESCRIPTION The AD7781 is a complete, low power front-end solution for bridge sensor products, including weigh scales, strain gages, and pressure sensors. It contains a precision, low power, 20-bit sigma-delta (Σ-Δ) ADC, an on-chip, low noise programmable gain amplifier (PGA), and an on-chip oscillator. Consuming only 330 μA, the AD7781 is particularly suitable for portable or battery-operated products where very low power is required. The AD7781 also has a power-down mode that allows the user to switch off the power to the bridge sensor and power down the AD7781 when not converting, thus increasing the battery life of the product. For ease of use, all the features of the AD7781 are controlled by dedicated pins. Each time that a data read occurs, eight status bits are appended to the 20-bit conversion. These status bits contain a pattern sequence that can be used to confirm the validity of the serial transfer. The on-chip PGA has a gain of 1 or 128, supporting a full-scale differential input of ±5 V or ±39 mV. The device has two filter response options. The filter response at the 16.7 Hz update rate provides superior dynamic performance. The settling time is 120 ms at this update rate. At the 10 Hz update rate, the filter response provides better than −45 dB of stop-band attenuation. In load cell applications, this stop-band rejection is useful to reject low frequency mechanical vibrations of the load cell. The settling time is 300 ms at this update rate. Simultaneous 50 Hz/ 60 Hz rejection occurs at both the 10 Hz and 16.7 Hz update rates. The AD7781 operates with a power supply from 2.7 V to 5.25 V. It is available in a narrow body, 14-lead SOIC package and in a 16-lead TSSOP package. Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2009 Analog Devices, Inc. All rights reserved. AD7781 TABLE OF CONTENTS Features .............................................................................................. 1 Gain .............................................................................................. 11 Applications ....................................................................................... 1 Power-Down/Reset (PDRST) ................................................... 12 Functional Block Diagram .............................................................. 1 Analog Input Channel ............................................................... 12 General Description ......................................................................... 1 Bipolar Configuration................................................................ 12 Revision History ............................................................................... 2 Data Output Coding .................................................................. 12 Specifications..................................................................................... 3 Reference ..................................................................................... 12 Timing Characteristics ................................................................ 5 Bridge Power-Down Switch ...................................................... 12 Absolute Maximum Ratings............................................................ 6 Digital Interface .......................................................................... 13 Thermal Resistance ...................................................................... 6 Applications Information .............................................................. 14 ESD Caution .................................................................................. 6 Weigh Scales ................................................................................ 14 Pin Configurations and Function Descriptions ........................... 7 AD7781 Performance in a Weigh Scale System ......................... 14 Typical Performance Characteristics ............................................. 8 EMI Recommendations............................................................. 14 Output Noise and Resolution........................................................ 10 Grounding and Layout .............................................................. 15 Theory of Operation ...................................................................... 11 Outline Dimensions ....................................................................... 16 Filter, Data Rate, and Settling Time ......................................... 11 Ordering Guide .......................................................................... 16 REVISION HISTORY 5/09—Revision 0: Initial Version Rev. 0 | Page 2 of 16 AD7781 SPECIFICATIONS AVDD = 2.7 V to 5.25 V, VREF = AVDD, DVDD = 2.7 V to 5.25 V, GND = 0 V, all specifications TMIN to TMAX, unless otherwise noted. 1 Table 2. Parameter ADC CHANNEL Output Update Rate (fADC) No Missing Codes 2 Resolution, Peak-to-Peak RMS Noise Integral Nonlinearity Offset Error Min 20 63 72 Common-Mode Rejection DC 50 Hz, 60 Hz ANALOG INPUTS Differential Input Voltage Range Test Conditions/Comments Hz Hz Bits FILTER = 1, settling time = 3/fADC FILTER = 0, settling time = 2/fADC ±6 ±6 ±200 ±1 ±10 ±10 ±150 ±10 ±0.25 ±2 100 120 ppm FSR μV μV μV μV nV/°C nV/°C nV/°C % of FS ppm/°C dB dB Gain = 128, FILTER = 1, AIN = 7.81 mV Gain = 128, FILTER = 0, AIN = 7.81 mV 75 90 dB dB 50 Hz ± 1 Hz, 60 Hz ± 1 Hz, fADC = 16.7 Hz 50 Hz ± 1 Hz, 60 Hz ± 1 Hz, fADC = 10 Hz 90 90 110 dB dB dB Gain = 1, AIN = 1 V Gain = 128, AIN = 7.81 mV 50 Hz ± 1 Hz, 60 Hz ± 1 Hz ±VREF/gain V VREF = REFIN(+) − REFIN(−), gain = 1 or 128 Gain = 1 Gain = 128, FILTER = 0 Gain = 128, FILTER = 1, AVDD ≤ 3.6 V Gain = 128, FILTER = 1, AVDD > 3.6 V Gain = 1 Gain = 128 GND + 100 mV GND + 450 mV GND + 1.1 GND + 1.5 Average Input Current Average Input Current Drift REFERENCE External REFIN Voltage Reference Voltage Range2 Absolute REFIN Voltage Limits2 Average Reference Input Current Average Reference Input Current Drift Normal Mode Rejection Common-Mode Rejection BRIDGE POWER-DOWN SWITCH (BPDSW) RON Allowable Current2 Unit See Table 7 and Table 8 See Table 7 and Table 8 Full-Scale Error Gain Drift vs. Temperature Power Supply Rejection Absolute AIN Voltage Limits2 Max 10 16.7 Offset Error Drift vs. Temperature Normal Mode Rejection2 50 Hz, 60 Hz Typ AVDD − 100 mV AVDD − 1.1 AVDD − 1.1 AVDD − 1.5 ±1 ±250 ±3 AVDD V V V V nA pA pA/°C 400 ±0.15 V V V nA/V nA/V/°C 110 dB 0.5 GND − 30 mV AVDD AVDD + 30 mV Gain = 128 with FILTER = 1 Gain = 1 with FILTER = 1 Gain = 128 with FILTER = 0 Gain = 1 with FILTER = 0 Gain = 128 Gain = 1 with FILTER = 1 Gain = 1 with FILTER = 0 REFIN = REFIN(+) − REFIN(−) Same as for analog inputs Controlled via the PDRST pin 9 30 Rev. 0 | Page 3 of 16 Ω mA Continuous current AD7781 Parameter INTERNAL CLOCK Frequency Duty Cycle LOGIC INPUTS SCLK, FILTER, GAIN, PDRST2 Input Low Voltage, VINL Input High Voltage, VINH Min 64 − 3% Gain = 128 (B Grade) Gain = 128 (C Grade) IDD (Power-Down/Reset Mode) Unit 64 + 3% kHz % 0.4 0.8 V V V V DVDD = 3 V DVDD = 5 V DVDD = 3 V DVDD = 5 V mV mV μA pF DVDD = 3 V DVDD = 5 V VIN = DVDD or GND All digital inputs 0.4 0.4 V V V V μA pF DVDD = 3 V, ISOURCE = 100 μA DVDD = 5 V, ISOURCE = 200 μA DVDD = 3 V, ISINK = 100 μA DVDD = 5 V, ISINK = 1.6 mA 5.25 5.25 V V 1.8 2.4 100 140 ±2 10 DVDD − 0.6 4 Output Low Voltage, VOL2 Floating-State Leakage Current Floating-State Output Capacitance Data Output Coding POWER REQUIREMENTS 3 Power Supply Voltage AVDD to GND DVDD to GND Power Supply Currents IDD Current Gain = 1 Max 50:50 SCLK (Schmitt-Triggered Input) Hysteresis2 Input Currents Input Capacitance LOGIC OUTPUT (DOUT/RDY) Output High Voltage, VOH2 Typ ±2 10 Offset binary 2.7 2.7 115 130 300 350 330 420 10 160 400 500 1 μA μA μA μA μA μA μA Temperature range is −40°C to +105°C. This specification is not production tested but is supported by characterization data at initial product release. 3 Digital inputs are equal to DVDD or GND. 2 Rev. 0 | Page 4 of 16 Test Conditions/Comments AVDD = 3 V AVDD = 5 V AVDD = 3 V AVDD = 5 V AVDD = 3 V AVDD = 5 V AD7781 TIMING CHARACTERISTICS AVDD = 2.7 V to 5.25 V, DVDD = 2.7 V to 5.25 V, GND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = DVDD, unless otherwise noted. Table 3. Parameter 1 Read 2 t1 t2 t3 3 t4 Reset t5 t6 5 Limit at TMIN, TMAX Unit Test Conditions/Comments 100 100 0 60 80 10 130 ns min ns min ns min ns max ns max ns min ns max SCLK high pulse width SCLK low pulse width SCLK active edge to data valid delay 4 DVDD = 4.75 V to 5.25 V DVDD = 2.7 V to 3.6 V SCLK inactive edge to DOUT/RDY high 100 ns min 120 300 ms typ ms typ PDRST low pulse width FILTER/GAIN change to data valid delay Update rate = 16.7 Hz Update rate = 10 Hz 1 Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.6 V. See Figure 3. 3 The values of t3 are measured using the load circuit of Figure 2 and are defined as the time required for the output to cross the V OL or VOH limits. 4 SCLK active edge is falling edge of SCLK. 5 The PDRST high to data valid delay is typically 1 ms longer than t6 because the internal oscillator requires time to power up and settle. 2 Circuit and Timing Diagrams ISINK (1.6mA WITH DVDD = 5V, 100µA WITH DVDD = 3V) PDRST (INPUT) t5 TO OUTPUT PIN 1.6V DOUT/RDY (OUTPUT) 08162-002 Figure 2. Load Circuit for Timing Characterization DOUT/RDY (OUTPUT) MSB Figure 4. Resetting the AD7781 LSB t3 GAIN OR FILTER (INPUT) t4 t6 SCLK (INPUT) t2 08162-003 t1 Figure 3. Read Cycle Timing Diagram 08162-005 ISOURCE (200µA WITH DVDD = 5V, 100µA WITH DVDD = 3V) 08162-004 50pF DOUT/RDY (OUTPUT) Figure 5. Changing Gain or Filter Option Rev. 0 | Page 5 of 16 AD7781 ABSOLUTE MAXIMUM RATINGS TA = 25°C, unless otherwise noted. THERMAL RESISTANCE Table 4. θJA is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. Parameter AVDD to GND DVDD to GND Analog Input Voltage to GND Reference Input Voltage to GND Digital Input Voltage to GND Digital Output Voltage to GND AIN/Digital Input Current Operating Temperature Range Storage Temperature Range Maximum Junction Temperature Lead Temperature, Soldering Reflow Rating −0.3 V to +7 V −0.3 V to +7 V −0.3 V to AVDD + 0.3 V −0.3 V to AVDD + 0.3 V −0.3 V to DVDD + 0.3 V −0.3 V to DVDD + 0.3 V 10 mA −40°C to +105°C −65°C to +150°C 150°C 260°C Table 5. Package Type 14-Lead SOIC 16-Lead TSSOP ESD CAUTION Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Rev. 0 | Page 6 of 16 θJA 104.5 150.4 θJC 42.9 27.6 Unit °C/W °C/W AD7781 NC 1 16 NC SCLK 1 14 FILTER SCLK 2 15 FILTER DOUT/RDY 2 13 PDRST DOUT/RDY 3 14 PDRST NC 4 13 DVDD GAIN 5 12 AVDD BPDSW AIN(+) 6 11 GND REFIN(–) AIN(–) 7 10 BPDSW REFIN(+) 8 9 NC 3 AD7781 12 DVDD TOP VIEW 11 AVDD (Not to Scale) AIN(+) 5 10 GND AIN(–) 6 9 REFIN(+) 7 8 NC = NO CONNECT 08162-006 GAIN 4 AD7781 TOP VIEW (Not to Scale) REFIN(–) NC = NO CONNECT Figure 6. SOIC Pin Configuration 08162-007 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS Figure 7. TSSOP Pin Configuration Table 6. Pin Function Descriptions Pin No. SOIC TSSOP 1 2 Mnemonic SCLK 2 3 DOUT/RDY 3 4 5 6 7 1, 4, 16 5 6 7 8 NC GAIN AIN(+) AIN(−) REFIN(+) 8 9 9 10 REFIN(−) BPDSW 10 11 12 11 12 13 GND AVDD DVDD 13 14 PDRST 14 15 FILTER Description Serial Clock Input. This serial clock input is for data transfers from the ADC. The SCLK pin has a Schmitttriggered input. The serial clock can be active only when transferring data from the AD7781. The data from the AD7781 can be read as a continuous 32-bit word. Alternatively, SCLK can be noncontinuous during the data transfer, with the information being transmitted from the ADC in smaller data batches. Serial Data Output/Data Ready Output. DOUT/RDY serves a dual purpose: as a data ready pin, going low to indicate the completion of a conversion, and as a serial data output pin to access the data register of the ADC. Eight status bits accompany each data read (see Figure 22). The DOUT/RDY falling edge can be used as an interrupt to a processor, indicating that new data is available. If the data is not read after the conversion, the pin goes high before the next update occurs. The serial interface is reset each time that a conversion is available. Therefore, the user must ensure that any conversions being transmitted are completed before the next conversion is available. No Connect. This pin can be left floating. Gain Select Pin. When GAIN is low, the gain is set to 128. When GAIN is high, the gain is set to 1. Analog Input. AIN(+) is the positive terminal of the differential analog input pair, AIN(+)/AIN(−). Analog Input. AIN(−) is the negative terminal of the differential analog input pair, AIN(+)/AIN(−). Positive Reference Input. An external reference can be applied between REFIN(+) and REFIN(−). The nominal reference voltage (REFIN(+) − REFIN(−)) is 5 V, but the part can function with a reference of 0.5 V to AVDD. Negative Reference Input. Bridge Power-Down Switch to GND. When PDRST is high, the bridge power-down switch is closed. When PDRST is low, the switch is opened. Ground Reference Point. Supply Voltage, 2.7 V to 5.25 V. Digital Interface Supply Voltage. The logic levels for the serial interface pins and the digital control pins are related to this supply, which is between 2.7 V and 5.25 V. The DVDD voltage is independent of the voltage on AVDD; therefore, AVDD can equal 5 V with DVDD at 3 V or vice versa. Power-Down/Reset. When this pin is low, the ADC is placed in power-down mode, and the low-side power switch is opened. All the logic on the chip is reset, and the DOUT/RDY pin is tristated. When PDRST is high, the ADC is taken out of power-down mode. The on-chip clock powers up and settles, and the ADC continuously converts. In addition, the low-side power switch is closed. The internal clock requires approximately 1 ms to power up. Filter Select Pin. When FILTER is low, the fast settling filter is selected. The update rate is set to 16.7 Hz, which gives a filter settling time of 120 ms. When FILTER is high, the high rejection filter is selected. The update rate is set to 10 Hz, which gives a filter settling time of 300 ms. With this filter, the stop-band (higher than fADC) attenuation is better than −45 dB. Rev. 0 | Page 7 of 16 AD7781 TYPICAL PERFORMANCE CHARACTERISTICS 524,294 600 524,293 524,292 400 OCCURRENCE CODE 524,291 524,290 524,289 200 524,288 0 200 400 600 800 1000 SAMPLE 0 524,275 08162-008 524,286 Figure 8. C Grade Noise (VREF = AVDD, Update Rate = 16.7 Hz, Gain = 128) 524,277 524,279 CODE 08162-011 524,287 MORE Figure 11. C Grade Noise Distribution Histogram (VREF = AVDD, Update Rate = 10 Hz, Gain = 128) 524,289 500 400 CODE OCCURRENCE 524,288 300 200 524,287 524,288 524,290 CODE 524,292 524,294 524,286 08162-009 0 524,286 0 200 400 600 800 1000 SAMPLE Figure 9. C Grade Noise Distribution Histogram (VREF = AVDD, Update Rate = 16.7 Hz, Gain = 128) Figure 12. Noise (VREF = AVDD, Update Rate = 16.7 Hz, Gain = 1) 505 524,281 524,280 OCCURRENCE CODE 524,279 524,278 524,277 500 524,276 0 200 400 600 SAMPLE 800 1000 Figure 10. C Grade Noise (VREF = AVDD, Update Rate = 10 Hz, Gain = 128) Rev. 0 | Page 8 of 16 495 524,287 524,288 CODE Figure 13. Noise Distribution Histogram (VREF = AVDD, Update Rate = 16.7 Hz, Gain = 1) 08162-013 524,274 08162-010 524,275 08162-012 100 AD7781 524,276 2.0 1.5 1.0 CODE INL (ppm FS) 524,275 0.5 0 –0.5 524,274 –1.0 0 200 400 600 800 1000 SAMPLE –2.0 –6 08162-014 524,273 –4 –2 0 VIN (V) 2 4 6 08162-017 –1.5 Figure 17. Integral Nonlinearity (VREF = AVDD, Gain = 1) Figure 14. Noise (VREF = AVDD, Update Rate = 10 Hz, Gain = 1) 800 10 8 6 600 OFFSET (µV) OCCURRENCE 4 400 2 0 –2 –4 200 –6 524,274 –10 –60 08162-015 0 524,275 CODE –40 –20 0 20 40 60 TEMPERATURE (°C) 80 100 120 08162-018 –8 Figure 18. Offset vs. Temperature (Gain = 128) Figure 15. Noise Distribution Histogram (VREF = AVDD, Update Rate = 10 Hz, Gain = 1) 3.0 150 2.5 100 2.0 GAIN ERROR (ppm) 1.0 0.5 0 –0.5 –1.0 –1.5 50 0 –50 –100 –150 –2.5 –0.04 –0.03 –0.02 –0.01 0 VIN (V) 0.01 0.02 0.03 0.04 –200 –60 Figure 16. Integral Nonlinearity (VREF = AVDD, Gain = 128) –40 –20 0 20 40 60 TEMPERATURE (°C) 80 100 Figure 19. Gain Error vs. Temperature (Gain = 128) Rev. 0 | Page 9 of 16 120 08162-019 –2.0 08162-016 INL (ppm FS) 1.5 AD7781 OUTPUT NOISE AND RESOLUTION Table 7 and Table 8 show the rms noise of the AD7781 for the two output data rates and gain settings when using a 3 V and a 5 V reference. These numbers are typical and are generated with a differential input voltage of 0 V. The peak-to-peak (p-p) resolution is also listed. The p-p resolution represents the resolution for which there is no code flicker. These numbers are typical. Table 7. RMS Noise and Peak-to-Peak Resolution When AVDD = 3 V and VREF = 3 V Parameter Update Rate RMS Noise C Grade B Grade P-P Resolution C Grade B Grade 10 Hz Gain = 128 16.7 Hz 10 Hz Gain = 1 16.7 Hz 44 nV 55 nV 65 nV 90 nV 2.4 μV 2.4 μV 2.7 μV 2.7 μV 17.6 17.3 17.1 16.6 18.8 18.8 18.7 18.7 Table 8. RMS Noise and Peak-to-Peak Resolution When AVDD = 5 V and VREF = 5 V Parameter Update Rate RMS Noise C Grade B Grade P-P Resolution C Grade B Grade 10 Hz Gain = 128 16.7 Hz 10 Hz Gain = 1 16.7 Hz 49 nV 60 nV 69 nV 90 nV 3.0 μV 3.0 μV 2.7 μV 2.7 μV 18.2 17.9 17.7 17.3 19.3 19.3 19.4 19.4 Rev. 0 | Page 10 of 16 AD7781 THEORY OF OPERATION 0 The AD7781 is a low power ADC that incorporates a precision, 20-bit, Σ-Δ modulator; a PGA; and an on-chip digital filter intended for measuring wide dynamic range, low frequency signals. The part provides a complete front-end solution for bridge sensor applications such as weigh scales and pressure sensors. FILTER GAIN (dB) –20 The device has an internal clock and one buffered differential input. It offers a choice of two update rates (10 Hz or 16.7 Hz) and two gain settings (1 or 128). These functions are controlled using dedicated pins, which makes the interface easy to configure. A 2-wire interface simplifies data retrieval from the AD7781. –40 –60 –80 –120 FILTER, DATA RATE, AND SETTLING TIME 0 Figure 20 and Figure 21 show the filter response for each filter. The 10 Hz filter provides more than −45 dB of rejection in the stop band. The only external filtering required on the analog inputs is a simple R-C filter to provide rejection at multiples of the master clock. A 1 kΩ resistor in series with each analog input, a 0.01 μF capacitor from each input to GND, and a 0.1 μF capacitor from AIN(+) to AIN(−) are recommended. When the filter is changed, DOUT/RDY goes high and remains high until the appropriate settling time for that filter elapses (see Figure 5). Therefore, the user should complete any read operations before changing the filter. Otherwise, 1s are read back from the AD7781 because the DOUT/RDY pin is set high following the filter change. 60 80 100 120 Figure 20. Filter Profile with Update Rate = 16.7 Hz (FILTER = 0) 0 –20 –40 –60 –80 –100 –120 0 20 40 60 80 100 120 INPUT SIGNAL FREQUENCY (Hz) 08162-021 When a step change occurs on the analog input, the AD7781 requires several conversion cycles to generate a valid conversion. If the step change occurs synchronous to the conversion period, the settling time of the AD7781 must be allowed to generate a valid conversion. If the step change occurs asynchronous to the end of a conversion, an extra conversion must be allowed to generate a valid conversion. The data register is updated with all the conversions, but, for an accurate result, the user must allow for the required time. 40 INPUT SIGNAL FREQUENCY (Hz) FILTER GAIN (dB) The AD7781 has two filter options. When the FILTER pin is low, the 16.7 Hz filter is selected; when the FILTER pin is high, the 10 Hz filter is selected. When the polarity of the FILTER pin is changed, the AD7781 modulator and filter are reset immediately. DOUT/RDY is set high, and the ADC begins conversions using the selected filter response. The first conversion requires the total settling time of the filter. Subsequent conversions occur at the selected update rate. The settling time of the 10 Hz filter is 300 ms (three conversion cycles), and the settling time of the 16.7 Hz filter is 120 ms (two conversion cycles). 20 08162-020 –100 Figure 21. Filter Profile with Update Rate = 10 Hz (FILTER = 1) GAIN The AD7781 has two gain options: gain = 1 and gain = 128. When the GAIN pin is low, the gain is set to 128; when the GAIN pin is high, the gain is set to 1. The acceptable analog input range is ±VREF/gain. Thus, with VREF = 5 V, the input range is ±5 V when GAIN is high and ±39 mV when GAIN is low. When the polarity of the GAIN pin is changed, the AD7781 modulator and filter are reset immediately. DOUT/RDY is set high, and the ADC begins conversions. DOUT/RDY remains high until the appropriate settling time for the filter elapses (see Figure 5). Therefore, the user should complete any read operations before changing the gain. Otherwise, 1s are read back from the AD7781 because the DOUT/RDY pin is set high following the gain change. The total settling time of the selected filter is required to generate the first conversion after the gain change; subsequent conversions occur at the selected update rate. Rev. 0 | Page 11 of 16 AD7781 The output code for any analog input voltage can be represented as POWER-DOWN/RESET (PDRST) The PDRST pin functions as a power-down pin and a reset pin. When PDRST is taken low, the AD7781 is powered down. The entire ADC is powered down (including the on-chip clock), the low-side power switch is opened, and the DOUT/RDY pin is tristated. The circuitry and serial interface are also reset, which resets the logic, the digital filter, and the analog modulator. PDRST must be held low for 100 ns minimum to initiate the reset function (see Figure 4). When PDRST is taken high, the AD7781 is taken out of powerdown mode. When the on-chip clock has powered up (1 ms, typically), the modulator begins sampling the analog input. The low-side power switch is closed, and the DOUT/RDY pin becomes active. A reset is automatically performed on power-up. ANALOG INPUT CHANNEL The AD7781 has one differential analog input channel. The input channel feeds into a high impedance input stage of the amplifier. Therefore, the input can tolerate significant source impedances and is tailored for direct connection to external resistive-type sensors such as strain gages. The absolute input voltage range is restricted to a range between GND + 450 mV and AVDD − 1.1 V. Care must be taken in setting up the common-mode voltage to avoid exceeding these limits. Otherwise, there is degradation in linearity and noise performance. The low noise in-amp means that signals of small amplitude can be amplified within the AD7781, which still maintains excellent noise performance. The amplifier can be configured to have a gain of 128 or 1, using the GAIN pin. The analog input range is equal to ±VREF/gain. The common-mode voltage (AIN(+) + AIN(−))/2 must be ≥0.5 V. BIPOLAR CONFIGURATION The AD7781 accepts a bipolar input range. A bipolar input range does not imply that the part can tolerate negative voltages with respect to system GND. Signals on the AIN(+) input are referenced to the voltage on the AIN(−) input. For example, if AIN(−) is 2.5 V, the analog input range on the AIN(+) input is 2.46 V to 2.54 V for a gain of 128. DATA OUTPUT CODING The AD7781 uses offset binary coding. Thus, a negative fullscale voltage results in a code of 000...000, a zero differential input voltage results in a code of 100...000, and a positive fullscale input voltage results in a code of 111...111. Code = 2N − 1 × [(AIN × Gain/VREF) + 1] where: AIN is the analog input voltage. Gain is 1 or 128. N = 20. REFERENCE The AD7781 has a fully differential input capability for the channel. The common-mode range for these differential inputs is GND to AVDD. The reference input is unbuffered; therefore, excessive R-C source impedances introduce gain errors. The reference voltage of REFIN (REFIN(+) − REFIN(−)) is AVDD nominal, but the AD7781 is functional with reference voltages of 0.5 V to AVDD. In applications where the excitation (voltage or current) for the transducer on the analog input also drives the reference voltage for the part, the effect of the low frequency noise in the excitation source is removed because the application is ratiometric. If the AD7781 is used in a nonratiometric application, a low noise reference should be used. Recommended 2.5 V reference voltage sources for the AD7781 include the ADR381 and ADR391, which are low noise, low power references. These references have low output impedances and are, therefore, tolerant to decoupling capacitors on REFIN(+) without introducing gain errors in the system. Deriving the reference input voltage across an external resistor means that the reference input sees a significant external source impedance. External decoupling on the REFIN pins is not recommended in this type of circuit configuration. BRIDGE POWER-DOWN SWITCH The bridge power-down switch (BPDSW) is useful in batterypowered applications where the optimization of system power consumption is essential. A 350 Ω load cell typically consumes 15 mA when excited with a 5 V power supply. To minimize current consumption, the load cell is disconnected when it is not being used. The bridge power-down switch can be included in series with the load cell. When PDRST is high, the bridge powerdown switch is closed, and the load cell measures the strain. When PDRST is low, the bridge power-down switch is opened so no current flows through the load cell. Therefore, the current consumption of the system is minimized. The bridge powerdown switch has an on resistance of 9 Ω maximum. The switch is capable of withstanding 30 mA of continuous current. Rev. 0 | Page 12 of 16 AD7781 DIGITAL INTERFACE RDY FILTER ERR ID1 ID0 GAIN PAT1 PAT0 08162-022 The serial interface of the AD7781 consists of two signals: SCLK and DOUT/RDY. SCLK is the serial clock input for the device, and data transfers occur with respect to the SCLK signal. The DOUT/RDY pin is dual purpose: it functions as a data ready pin and as a data output pin. DOUT/RDY goes low when a new data-word is available in the output register. A 32-bit word is placed on the DOUT/RDY pin when sufficient SCLK pulses are applied. This word consists of a 20-bit conversion result followed by four 0s to generate a 24-bit word. Following this, status bits are output. Figure 22 shows the status bits, and Table 9 describes the status bits and their functions. Figure 22. Status Bits DOUT/RDY is reset high when the conversion has been read. If the conversion is not read, DOUT/RDY goes high prior to the data register update to indicate when not to read from the device. This ensures that a read operation is not attempted while the register is being updated. Each conversion can be read only once. The data register is updated for every conversion. When a conversion is complete, the serial interface is reset, and the new conversion is placed in the data register. Therefore, the user must ensure that the complete word is read before the next conversion is complete. When PDRST is low, the DOUT/RDY pin is tristated. When PDRST is taken high, the internal clock requires approximately 1 ms to power up. Following power-up, the ADC continuously converts. The first conversion requires the total settling time (see Figure 4). DOUT/RDY goes high when PDRST is taken high and returns low only when a conversion is available. The ADC then converts continuously, and subsequent conversions are available at the selected update rate. Figure 3 shows the timing for a read operation from the AD7781. When the filter response is changed (using the FILTER pin) or the gain is changed (using the GAIN pin), the modulator and filter are reset immediately (see Figure 5). DOUT/RDY is set high. The ADC then begins conversions using the selected filter response/gain setting. DOUT/RDY remains high until the appropriate settling time for that filter has elapsed. Therefore, the user should complete any read operations before changing the gain or update rate. Otherwise, 1s are read back from the AD7781 because the DOUT/RDY pin is set high following the gain/filter change. Table 9. Status Bit Functions Bit Name RDY FILTER ERR ID1, ID0 GAIN PAT1, PAT0 Description Ready bit. 0: a conversion is available. Filter bit. 1: 10 Hz filter is selected. 0: 16.7 Hz filter is selected. Error bit. 1: an error occurred during conversion. (An error occurs when the analog input is out of range.) ID bits. ID1 ID0 Function 0 0 Indicates the ID number for the AD7781. Gain bit. 1: gain = 1. 0: gain = 128. Status pattern bits. When the user reads data from the AD7781, a pattern check can be performed. PAT1 PAT0 Function 0 1 Indicates that the serial transfer from the ADC was performed correctly (default). 0 0 Indicates that the serial transfer from the ADC was not performed correctly. 1 x Indicates that the serial transfer from the ADC was not performed correctly. Rev. 0 | Page 13 of 16 AD7781 APPLICATIONS INFORMATION The AD7781 provides a low cost, high resolution analog-todigital function. Because the analog-to-digital function is provided by a Σ-Δ architecture, the part is more immune to noisy environments, making it ideal for use in sensor measurement and industrial and process control applications. (the conversion result from the ADC when the maximum load is applied to the load cell) must be determined. Subsequent conversions from the AD7781 are then corrected, using the offset and gain coefficients that were calculated from these calibrations. WEIGH SCALES AD7781 PERFORMANCE IN A WEIGH SCALE SYSTEM Figure 23 shows the AD7781 being used in a weigh scale application. The load cell is arranged in a bridge network and gives a differential output voltage between its OUT+ and OUT− terminals. Assuming a 5 V excitation voltage, the full-scale output range from the transducer is 10 mV when the sensitivity is 2 mV/V. The excitation voltage for the bridge can be used to directly provide the reference for the ADC because the reference input range includes the supply voltage. If the load cell has a sensitivity of 2 mV/V and a 5 V excitation voltage is used, the full-scale signal from the load cell is 10 mV. When the AD7781 (C grade) operates with a 10 Hz output data rate and the gain is set to 128, the device has a p-p resolution of 18.2 bits when the reference is equal to 5 V. Postprocessing the data from the AD7781 using a microprocessor increases the p-p resolution. For example, an average by 4 in the microprocessor increases the accuracy by 2 bits. The noise-free counts value is equal to A second advantage of using the AD7781 in transducer-based applications is that the bridge power-down switch (BPDSW) can be fully utilized in low power applications. The bridge powerdown switch is connected in series with the low side of the bridge. In normal operation, the switch is closed and measurements can be taken. In applications where power is of concern, the AD7781 can be placed in power-down mode, significantly reducing the power consumed in the application. In addition, the bridge power-down switch is opened while in power-down mode, thus avoiding unnecessary power consumption by the front-end transducer. When the part is taken out of power-down mode and the bridge power-down switch is closed, the user should ensure that the front-end circuitry is fully settled before attempting to read from the AD7781. Noise-Free Counts = (2Effective Bits) × (FSLC/FSADC) where: Effective Bits = 18.2 bits (AD7781) + 2 bits (due to postprocessing in the microprocessor). FSLC is the full-scale signal from the load cell (10 mV). FSADC is the full-scale input range when gain = 128 and VREF = 5 V (78 mV). The noise-free counts is equal to (218.2 + 2) × (10 mV/78 mV) = 154,422 This example shows that with a 5 V supply, 154,422 noise-free counts can be achieved with the AD7781. EMI RECOMMENDATIONS The load cell has an offset, or tare, associated with it. This tare is the main component of the system offset (load cell + ADC) and is similar in magnitude to the full-scale signal from the load cell. For this reason, calibrating the offset and gain of the AD7781 alone is not sufficient for optimum accuracy; a system calibration that calibrates the offset and gain of the ADC, plus the load cell, is required. A microprocessor can be used to perform the calibrations. The offset error (the conversion result from the AD7781 when no load is applied to the load cell) and the full-scale error For simplicity, the EMI filters are not included in Figure 23. However, an R-C antialiasing filter should be included on each analog input. This filter is needed because the on-chip digital filter does not provide any rejection around the master clock or multiples of the master clock. Suitable values are a 1 kΩ resistor in series with each analog input, a 0.1 μF capacitor from AIN(+) to AIN(−), and 0.01 μF capacitors from AIN(+)/AIN(−) to GND. VDD IN+ GND REFIN(+) OUT+ IN– AIN(+) AIN(–) REFIN(–) DOUT/RDY G=1 OR 128 20-BIT Σ-Δ ADC SCLK INTERNAL CLOCK BPDSW DVDD FILTER PDRST AD7781 Figure 23. Weigh Scales Using the AD7781 Rev. 0 | Page 14 of 16 GAIN 08162-023 OUT– AVDD AD7781 GROUNDING AND LAYOUT Because the analog input and reference input of the ADC are differential, most of the voltages in the analog modulator are common-mode voltages. The excellent common-mode rejecttion of the part removes common-mode noise on these inputs. The digital filter provides rejection of broadband noise on the power supply, except at integer multiples of the modulator sampling frequency. The digital filter also removes noise from the analog and reference inputs, provided that these noise sources do not saturate the analog modulator. As a result, the AD7781 is more immune to noise interference than conventional high resolution converters. However, because the resolution of the AD7781 is so high and the noise levels from the AD7781 are so low, care must be taken with regard to grounding and layout. The printed circuit board (PCB) that houses the AD7781 should be designed so that the analog and digital sections are separated and confined to certain areas of the board. A minimum etch technique is generally best for ground planes because it gives the best shielding. It is recommended that the GND pin of the AD7781 be tied to the AGND plane of the system. In any layout, pay attention to the flow of currents in the system and ensure that the return paths for all currents are as close as possible to the paths that the currents took to reach their destinations. Avoid forcing digital currents to flow through the AGND sections of the layout. The ground plane of the AD7781 should be allowed to run under the AD7781 to prevent noise coupling. The power supply lines to the AD7781 should use as wide a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and clock signals should never be run near the analog inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip technique is by far the best, but it is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes, and the signals are placed on the solder side. Good decoupling is important when using high resolution ADCs. AVDD should be decoupled with 10 μF tantalum capacitors in parallel with 0.1 μF capacitors to GND. DVDD should be decoupled with 10 μF tantalum capacitors in parallel with 0.1 μF capacitors to GND, with the system’s AGND to DGND connection being close to the AD7781. To achieve the best results from these decoupling components, place them as close as possible to the device, ideally right up against the device. All logic chips should be decoupled with 0.1 μF ceramic capacitors to DGND. Rev. 0 | Page 15 of 16 AD7781 OUTLINE DIMENSIONS 8.75 (0.3445) 8.55 (0.3366) 4.00 (0.1575) 3.80 (0.1496) 8 14 1 6.20 (0.2441) 5.80 (0.2283) 7 1.27 (0.0500) BSC 0.25 (0.0098) 0.10 (0.0039) COPLANARITY 0.10 0.50 (0.0197) 0.25 (0.0098) 1.75 (0.0689) 1.35 (0.0531) SEATING PLANE 0.51 (0.0201) 0.31 (0.0122) 45° 8° 0° 0.25 (0.0098) 0.17 (0.0067) 1.27 (0.0500) 0.40 (0.0157) 060606-A COMPLIANT TO JEDEC STANDARDS MS-012-AB CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. Figure 24. 14-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-14) Dimensions shown in millimeters and (inches) 5.10 5.00 4.90 16 9 4.50 4.40 4.30 6.40 BSC 1 8 PIN 1 1.20 MAX 0.15 0.05 0.30 0.19 0.65 BSC COPLANARITY 0.10 0.20 0.09 8° 0° SEATING PLANE 0.75 0.60 0.45 COMPLIANT TO JEDEC STANDARDS MO-153-AB Figure 25. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters ORDERING GUIDE Model AD7781BRZ 1 AD7781BRZ-REEL1 AD7781BRUZ1 AD7781BRUZ-REEL1 AD7781CRZ1 AD7781CRZ-REEL1 AD7781CRUZ1 AD7781CRUZ-REEL1 1 Temperature Range −40°C to +105°C −40°C to +105°C −40°C to +105°C −40°C to +105°C −40°C to +105°C −40°C to +105°C −40°C to +105°C −40°C to +105°C Package Description 14-Lead SOIC_N 14-Lead SOIC_N 16-Lead TSSOP 16-Lead TSSOP 14-Lead SOIC_N 14-Lead SOIC_N 16-Lead TSSOP 16-Lead TSSOP Z = RoHS Compliant Part. ©2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08162-0-5/09(0) Rev. 0 | Page 16 of 16 Package Option R-14 R-14 RU-16 RU-16 R-14 R-14 RU-16 RU-16