Low Power, Buffered 24-Bit Sigma-Delta ADC AD7791 FEATURES Power Supply: 2.5 V to 5.25 V operation Normal: 75 µA max Power-down: 1 µA max RMS noise: 1.1 µV at 9.5 Hz update rate 19.5-bit p-p resolution (22 bits effective resolution) Integral nonlinearity: 3.5 ppm typical Simultaneous 50 Hz and 60 Hz rejection Internal clock oscillator Rail-to-rail input buffer VDD monitor channel Temperature range: –40°C to +105°C 10-lead MSOP INTERFACE 3-wire serial SPI®, QSPI™, MICROWIRE™, and DSP compatible Schmitt trigger on SCLK APPLICATIONS Smart transmitters Battery applications Portable instrumentation Sensor measurement Temperature measurement Pressure measurement Weigh scales 4 to 20 mA loops FUNCTIONAL BLOCK DIAGRAM GND VDD REFIN(+) REFIN(–) VDD CLOCK AIN(+) Σ-∆ ADC BUF AIN(–) GND DOUT/RDY SERIAL INTERFACE DIN SCLK CS AD7791 04227-0-001 Figure 1. GENERAL DESCRIPTION The AD7791 is a low power, complete analog front end for low frequency measurement applications. It contains a low noise 24-bit ∑-∆ ADC with one differential input that can be buffered or unbuffered. The device operates from an internal clock. Therefore, the user does not have to supply a clock source to the device. The output data rate from the part is software programmable and can be varied from 9.5 Hz to 120 Hz, with the rms noise equal to 1.1 µV at the lower update rate. The internal clock frequency can be divided by a factor of 2, 4, or 8, which leads to a reduction in the current consumption. The update rate, cutoff frequency, and settling time will scale with the clock frequency. The part operates with a power supply from 2.5 V to 5.25 V. When operating from a 3 V supply, the power dissipation for the part is 225 µW maximum. It is housed in a 10-lead MSOP. Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. www.analog.com Tel: 781.329.4700 Fax: 781.326.8703 © 2003 Analog Devices, Inc. All rights reserved. AD7791 TABLE OF CONTENTS AD7791—Specifications.................................................................. 3 ADC Circuit Information.............................................................. 14 Timing Characteristics..................................................................... 5 Overview ..................................................................................... 14 Absolute Maximum Ratings............................................................ 7 Noise Performance ..................................................................... 14 Pin Configuration and Function Descriptions............................. 8 Reduced Current Modes ........................................................... 14 Typical Performance Characteristics ............................................. 9 Digital Interface .......................................................................... 15 On-Chip Registers .......................................................................... 10 Single Conversion Mode ....................................................... 16 Communications Register (RS1, RS0 = 0, 0) ......................................................................... 10 Continuous Conversion Mode............................................. 16 Status Register (RS1, RS0 = 0, 0; Power-on/Reset = 0x8C).............................. 11 Continuous Read Mode ........................................................ 17 Circuit Description......................................................................... 18 Mode Register (RS1, RS0 = 0, 1; Power-on/Reset = 0x02)............................... 11 Analog Input Channel ............................................................... 18 Filter Register (RS1, RS0 = 1, 0; Power-on/Reset = 0x04)............................... 12 Data Output Coding .................................................................. 18 Data Register (RS1, RS0 = 1, 1; Power-on/Reset = 0x000000) ...................... 13 Bipolar/Unipolar Configuration .............................................. 18 Reference Input........................................................................... 18 VDD Monitor ................................................................................ 19 Grounding and Layout .............................................................. 19 Outline Dimensions ....................................................................... 20 REVISION HISTORY Revision 0: Initial Version Rev. 0 | Page 2 of 20 AD7791 AD7791—SPECIFICATIONS1 Table 1. (VDD = 2.5 V to 5.25 V; REFIN(+) = 2.5 V; REFIN(–) = GND; GND = 0 V; CDIV1 = CDIV0 = 0; all specifications TMIN to TMAX, unless otherwise noted.) Parameter ADC CHANNEL SPECIFICATION Output Update Rate ADC CHANNEL No Missing Codes2 Resolution Output Noise Integral Nonlinearity Offset Error Offset Error Drift vs. Temperature Full-Scale Error3 Gain Drift vs. Temperature Power Supply Rejection ANALOG INPUTS Differential Input Voltage Ranges Absolute AIN Voltage Limits2 Analog Input Current Average Input Current2 Average Input Current Drift Absolute AIN Voltage Limits2 AD7791B Unit 9.5 120 Hz min nom Hz max nom 24 19.5 1.1 ±15 ±3 ±10 ±10 ±0.5 90 Bits min Bits p-p µV rms typ ppm of FSR max µV typ nV/°C typ µV typ ppm/°C typ dB min Update Rate ≤ 20 Hz 9.5 Hz Update Rate ±REFIN GND + 100 mV VDD – 100 mV V nom V min V max REFIN = REFIN(+) – REFIN(–); Buffered Mode of Operation ±1 ±5 GND – 30 mV VDD + 30 mV nA max pA/°C typ V min V max Absolute REFIN Voltage Limits2 Average Reference Input Current Average Reference Input Current Drift 3.5 ppm typ 100 dB typ, AIN = 1 V Buffered Mode of Operation Analog Input Current Average Input Current Average Input Current Drift Normal Mode Rejection2 @ 50 Hz, 60 Hz @ 50 Hz @ 60 Hz Common Mode Rejection @DC @ 50 Hz, 60 Hz2 REFERENCE INPUT REFIN Voltage Reference Voltage Range2 Test Conditions/Comments Unbuffered Mode of Operation Unbuffered Mode of Operation Input current varies with input voltage. ±400 ±50 nA/V typ pA/V/°C typ 65 80 80 dB min dB min dB min 90 100 dB min dB min 2.5 0.1 V DD GND – 30 mV VDD + 30 mV 0.5 ±0.03 V nom V min V max V min V max µA/V typ nA/V/°C typ 1 73 dB typ, 50 ± 1 Hz, 60 ± 1 Hz, FS[2:0] = 1004 90 dB typ, 50 ± 1 Hz, FS[2:0] = 1014 90 dB typ, 60 ± 1 Hz, FS[2:0] = 0114 AIN = 1 V 100 dB typ, FS[2:0] = 1004 50 ± 1 Hz (FS[2:0] = 1014), 60 ± 1 Hz (FS[2:0] = 0114) REFIN = REFIN(+) – REFIN(–) Temperature Range –40°C to +105°C. Specification is not production tested but is supported by characterization data at initial product release. 3 Full-scale error applies to both positive and negative full-scale and applies at the factory calibration conditions (VDD = 4 V). 4 FS[2:0] are the three bits used in the filter register to select the output word rate. 2 Rev. 0 | Page 3 of 20 AD7791 SPECIFICATIONS (continued)1 Parameter REFERENCE INPUT (continued) Normal Mode Rejection2 @ 50 Hz, 60 Hz @ 50 Hz @ 60 Hz Common Mode Rejection @ DC @ 50 Hz, 60 Hz LOGIC INPUTS All Inputs Except SCLK2 VINL, Input Low Voltage VINH, Input High Voltage SCLK Only (Schmitt-Triggered Input)2 VT(+) VT(–) VT(+) – VT(–) VT(+) VT(–) VT(+) - VT(–) Input Currents Input Capacitance LOGIC OUTPUTS VOH, Output High Voltage2 VOL, Output Low Voltage2 VOH, Output High Voltage2 VOL, Output Low Voltage2 Floating-State Leakage Current Floating-State Output Capacitance Data Output Coding POWER REQUIREMENTS5 Power Supply Voltage VDD – GND Power Supply Currents IDD Current6 IDD (Power-Down Mode) 5 6 AD7791B Unit Test Conditions/Comments 65 80 80 dB min dB min dB min 100 110 dB typ dB typ 73 dB typ, 50 ± 1 Hz, 60 ± 1 Hz, FS[2:0] = 1004 90 dB typ, 50 ± 1 Hz, FS[2:0] = 1014 90 dB typ, 60 ± 1 Hz, FS[2:0] = 0114 AIN = 1 V FS[2:0] = 1004 50 ± 1 Hz (FS[2:0] = 1014), 60 ± 1 Hz (FS[2:0] = 0114) 0.8 0.4 2.0 V max V max V min VDD = 5 V VDD = 3 V VDD = 3 V or 5 V 1.4/2 0.8/1.4 0.3/0.85 0.9/2 0.4/1.1 0.3/0.85 ±1 10 V min/V max V min/V max V min/V max V min/V max V min/V max V min/V max µA max pF typ VDD = 5 V VDD = 5 V VDD = 5 V VDD = 3 V VDD = 3 V VDD = 3 V VIN = VDD or GND All Digital Inputs VDD – 0.6 0.4 4 0.4 ±1 10 Offset Binary V min V max V min V max µA max pF typ VDD = 3 V, ISOURCE = 100 µA VDD = 3 V, ISINK = 100 µA VDD = 5 V, ISOURCE = 200 µA VDD = 5 V, ISINK = 1.6 mA 2.5/5.25 V min/max 75 145 80 160 1 µA max µA max µA max µA max µA max 65 µA typ, VDD = 3.6 V, Unbuffered Mode 130 µA typ, VDD = 3.6 V, Buffered Mode 73 µA typ, VDD = 5.25 V, Unbuffered Mode 145 µA typ, VDD = 5.25 V, Buffered Mode Digital inputs equal to VDD or GND. The current consumption can be further reduced by using the ADC in one of the low power modes (see Table 14). Rev. 0 | Page 4 of 20 AD7791 TIMING CHARACTERISTICS1, 2 Table 2. (VDD = 2.5 V to 5.25 V; GND = 0 V, REFIN(+) = 2.5 V, REFIN(–) = GND, CDIV1 = CDIV0 = 0, Input Logic 0 = 0 V, Input Logic 1 = VDD, unless otherwise noted.) Parameter t3 t4 Read Operation t1 t23 t55, 6 t6 t7 Write Operation t8 t9 t10 t11 Limit at TMIN, TMAX (B Version) 100 100 Unit ns min ns min Conditions/Comments SCLK High Pulsewidth SCLK Low Pulsewidth 0 60 80 0 60 80 10 80 100 10 ns min ns max ns max ns min ns max ns max ns min ns max ns max ns min CS Falling Edge to DOUT/RDY Active Time VDD = 4.75 V to 5.25 V VDD = 2.5 V to 3.6 V SCLK Active Edge to Data Valid Delay4 VDD = 4.75 V to 5.25 V VDD = 2.5 V to 3.6 V Bus Relinquish Time after CS Inactive Edge 0 30 25 0 ns min ns min ns min ns min CS Falling Edge to SCLK Active Edge Setup Time4 Data Valid to SCLK Edge Setup Time Data Valid to SCLK Edge Hold Time CS Rising Edge to SCLK Edge Hold Time 1 SCLK Inactive Edge to CS Inactive Edge SCLK Inactive Edge to DOUT/RDY High Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V. See Figure 3 and Figure 4. These numbers are measured with the load circuit of Figure 2 and defined as the time required for the output to cross the VOL or VOH limits. 4 SCLK active edge is falling edge of SCLK. 5 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the part and, as such, are independent of external bus loading capacitances. 6 RDY returns high after a read of the ADC. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY is high, although care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read only once. 2 3 Rev. 0 | Page 5 of 20 AD7791 ISINK (1.6mA WITH VDD = 5V, 100µA WITH VDD = 3V) TO OUTPUT PIN 1.6V 50pF ISOURCE (200µA WITH VDD = 5V, 100µA WITH VDD = 3V) 04227-0-002 Figure 2. Load Circuit for Timing Characterization CS (I) t6 t1 t5 MSB DOUT/RDY (O) LSB t7 t2 t3 SCLK (I) t4 04227-0-003 I = INPUT, O = OUTPUT Figure 3. Read Cycle Timing Diagram CS (I) t11 t8 SCLK (I) t9 t10 DIN (I) MSB LSB 04227-0-004 I = INPUT, O = OUTPUT Figure 4. Write Cycle Timing Diagram Rev. 0 | Page 6 of 20 AD7791 ABSOLUTE MAXIMUM RATINGS Table 3. (TA= 25°C, unless otherwise noted.) Parameter VDD to GND Analog Input Voltage to GND Reference Input Voltage to GND Total AIN/REFIN Current (Indefinite) Digital Input Voltage to GND Digital Output Voltage to GND Operating Temperature Range Storage Temperature Range Maximum Junction Temperature MSOP θJA Thermal Impedance θJC Thermal Impedance Lead Temperature, Soldering (10 sec) IR Reflow, Peak Temperature Rating –0.3 V to +7 V –0.3 V to VDD + 0.3 V –0.3 V to VDD + 0.3 V 30 mA –0.3 V to VDD + 0.3 V –0.3 V to VDD + 0.3 V –40°C to +105°C –65°C to +150°C 150°C Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 206°C/W 44°C/W 300°C 220°C Rev. 0 | Page 7 of 20 AD7791 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SCLK 1 CS 2 AD7791 10 DIN 9 DOUT/RDY AIN(+) 3 8 VDD TOP VIEW AIN(–) 4 (Not to Scale) 7 GND REF(+) 5 6 Figure 5. Pin Configuration Table 4. Pin Function Descriptions Mnemonic SCLK 2 CS 3 AIN(+) 4 AIN(–) 5 REFIN(+) Mnemonic REFIN(–) 7 8 9 GND VDD DOUT/RDY 10 DIN REF(–) 04227-0-005 Pin No. 1 Pin No. 6 Function Serial Clock Input for Data Transfers to and from the ADC. The SCLK has a Schmitttriggered input, making the interface suitable for opto-isolated applications. The serial clock can be continuous with all data transmitted in a continuous train of pulses. Alternatively, it can be a noncontinuous clock with the information being transmitted to or from the ADC in smaller batches of data. Chip Select Input. This is an active low logic input used to select the ADC. CS can be used to select the ADC in systems with more than one device on the serial bus or as a frame synchronization signal in communicating with the device. CS can be hardwired low, allowing the ADC to operate in 3-wire mode with SCLK, DIN, and DOUT used to interface with the device. Analog Input. AIN(+) is the positive terminal of the fully differential analog input. Analog Input. AIN(–) is the negative terminal of the fully differential analog input. Positive Reference Input. REFIN(+) can lie anywhere between VDD and GND + 0.1 V. The nominal reference voltage (REFIN(+) – REFIN(–)) is 2.5 V, but the part functions with a reference from 0.1 V to VDD. Rev. 0 | Page 8 of 20 Function Negative Reference Input. This reference input can lie anywhere between GND and VDD – 0.1 V. Ground Reference Point. Supply Voltage, 2.5 V to 5.25 V. Serial Data Output/Data Ready Output. DOUT/RDY serves a dual purpose . It functions as a serial data output pin to access the output shift register of the ADC. The output shift register can contain data from any of the on-chip data or control registers. In addition, DOUT/RDY operates as a data ready pin, going low to indicate the completion of a conversion. If the data is not read after the conversion, the pin will go high before the next update occurs. The DOUT/RDY falling edge can be used as an interrupt to a processor, indicating that valid data is available. With an external serial clock, the data can be read using the DOUT/RDY pin. With CS low, the data/control word information is placed on the DOUT/RDY pin on the SCLK falling edge and is valid on the SCLK rising edge. The end of a conversion is also indicated by the RDY bit in the status register. When CS is high, the DOUT/RDY pin is three-stated but the RDY bit remains active. Serial Data Input to the Input Shift Register on the ADC. Data in this shift register is transferred to the control registers within the ADC, the register selection bits of the communications register identifying the appropriate register. AD7791 TYPICAL PERFORMANCE CHARACTERISTICS 0 9 VDD = 3V VREF = 2.048V 8 1.1875Hz UPDATE RATE TA = 25°C 7 RMS NOISE = 1.25µF –10 –20 –30 6 OCCURENCE –40 dB –50 –60 –70 5 4 –80 3 –90 2 –100 1 –110 –120 0 20 40 60 80 100 FREQUENCY (Hz) 120 0 8388592 160 140 Figure 6. Frequency Response with 16.6 Hz Update Rate 8388616 60 CODE OCCURENCE 80 04227-0-014 Figure 9. Noise Histogram for Clock Divide by 8 Mode (CDIV0 = CDIV1 = 1) VDD = 3V VREF = 2.048V 9.5Hz UPDATE RATE TA = 25°C RMS NOISE = 1µV 100 8388616 CODE 04227-0-012 40 20 VDD = 3V, VREF = 2.048V 1.1875Hz UPDATE RATE TA = 25°C, RMS NOISE = 1.25µF 0 8388591 8388592 8388619 CODE 0 20 40 60 READ NO. 04227-0-010 Figure 7. Noise Distribution Histogram (CDIV1 = CDIV0 = 0) 100 80 04227-0-013 Figure 10. Noise Plot in Clock Divide by 8 Mode (CDIV0 = CDIV1 = 1) 3.0 8388619 VDD = 5V UPDATE RATE = 16.6Hz TA = 25°C CODE RMS NOISE (µV) 2.5 2.0 1.5 1.0 0.5 8388591 VDD = 3V, VREF = 2.048V, 9.5Hz UPDATE RATE TA = 25°C, RMS NOISE = 1µV 0 200 400 600 READ NO. 0 1000 800 0 04227-0-011 Figure 8. Typical Noise Plot with 16.6 Hz Update Rate (CDIV1 = CDIV0 = 0) 0.5 1.0 1.5 2.0 2.5 3.0 VREF (V) 3.5 4.0 Figure 11. RMS Noise vs. Reference Voltage Rev. 0 | Page 9 of 20 4.5 5.0 04227-0-015 AD7791 ON-CHIP REGISTERS The ADC is controlled and configured via a number of on-chip registers, which are described on the following pages. In the following descriptions, set implies a Logic 1 state and cleared implies a Logic 0 state, unless otherwise stated. COMMUNICATIONS REGISTER (RS1, RS0 = 0, 0) The communications register is an 8-bit write-only register. All communications to the part must start with a write operation to the communications register. The data written to the communications register determines whether the next operation is a read or write operation, and to which register this operation takes place. For read or write operations, once the subsequent read or write operation to the selected register is complete, the interface returns to where it expects a write operation to the communications register. This is the default state of the interface and, on power-up or after a reset, the ADC is in this default state waiting for a write operation to the communications register. In situations where the interface sequence is lost, a write operation of at least 32 serial clock cycles with DIN high returns the ADC to this default state by resetting the entire part. Table 5 outlines the bit designations for the communications register. CR0 through CR7 indicate the bit location, CR denoting the bits are in the communications register. CR7 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit. CR7 WEN(0) CR6 0(0) CR5 RS1(0) CR4 RS0(0) CR3 R/W(0) CR2 CREAD(0) CR1 CH1(0) CR0 CH0(0) Table 5. Communications Register Bit Designations Bit Location CR7 Bit Name WEN CR6 CR5–CR4 0 RS1–RS0 CR3 R/W CR2 CREAD CR1–CR0 CH1–CH0 Description Write Enable Bit. A 0 must be written to this bit so that the write to the communications register actually occurs. If a 1 is the first bit written, the part will not clock on to subsequent bits in the register. It will stay at this bit location until a 0 is written to this bit. Once a 0 is written to the WEN bit, the next seven bits will be loaded to the communications register. This bit must be programmed to Logic 0 for correct operation. Register Address Bits. These address bits are used to select which of the ADC’s registers are being selected during this serial interface communication. See Table 6. A 0 in this bit location indicates that the next operation will be a write to a specified register. A 1 in this position indicates that the next operation will be a read from the designated register. Continuous Read of the Data Register. When this bit is set to 1 (and the data register is selected), the serial interface is configured so that the data register can be continuously read, i.e., the contents of the data register are placed on the DOUT pin automatically when the SCLK pulses are applied. The communications register does not have to be written to for data reads. To enable continuous read mode, the instruction 001111XX must be written to the communications register. To exit the continuous read mode, the instruction 001110XX must be written to the communications register while the RDY pin is low. While in continuous read mode, the ADC monitors activity on the DIN line so that it can receive the instruction to exit continuous read mode. Additionally, a reset will occur if 32 consecutive 1s are seen on DIN. Therefore, DIN should be held low in continuous read mode until an instruction is to be written to the device. These bits are used to select the analog input channel. The differential channel can be selected (AIN(+)/AIN(–)) or an internal short (AIN(–)/AIN(–)) can be selected. Alternatively, the power supply can be selected, i.e., the ADC can measure the voltage on the power supply, which is useful for monitoring power supply variation. The power supply voltage is divided by 5 and then applied to the modulator for conversion. The ADC uses a 1.17 V ± 5% on-chip reference as the reference source for the analog to digital conversion. Any change in channel resets the filter and a new conversion is started. Table 6. Register Selection RS1 0 RS0 0 0 0 0 1 1 1 0 1 Register Communications Register during a Write Operation Status Register during a Read Operation Mode Register Filter Register Data Register Table 7. Channel Selection Register Size 8-Bit 8-Bit 8-Bit 8-Bit 24-Bit Rev. 0 | Page 10 of 20 CH1 0 0 1 1 CH0 0 1 0 1 Channel AIN(+) – AIN(–) Reserved AIN(–) – AIN(–) VDD Monitor AD7791 STATUS REGISTER (RS1, RS0 = 0, 0; POWER-ON/RESET = 0x8C) The status register is an 8-bit read-only register. To access the ADC status register, the user must write to the communications register, select the next operation to be a read, and load bits RS1 and RS0 with 0. Table 8 outlines the bit designations for the status register. SR0 through SR7 indicate the bit locations, SR denoting the bits are in the status register. SR7 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit. SR7 RDY(1) SR6 ERR(0) SR5 0(0) SR4 0(0) SR3 1(1) SR2 WL(1) SR1 CH1(0) SR0 CH0(0) Table 8. Status Register Bit Designations Bit Location SR7 Bit Name RDY SR6 ERR SR5 SR4 SR3 SR2 0 0 1 1 SR1–SR0 CH1–CH0 Description Ready bit for ADC. Cleared when data is written to the ADC data register. The RDY bit is set automatically after the ADC data register has been read or a period of time before the data register is updated with a new conversion result to indicate to the user not to read the conversion data. It is also set when the part is placed in power-down mode. The end of a conversion is indicated by the DOUT/RDY pin also. This pin can be used as an alternative to the status register for monitoring the ADC for conversion data. ADC Error Bit. This bit is written to at the same time as the RDY bit. Set to indicate that the result written to the ADC data register has been clamped to all 0s or all 1s. Error sources include overrange, underrange. Cleared by a write operation to start a conversion. This bit is automatically cleared. This bit is automatically cleared. This bit is automatically set. This bit is automatically set if the device is an AD7791. It can be used to distinguish between the AD7791 and AD7790, in which the bit is cleared. These bits indicate which channel is being converted by the ADC. MODE REGISTER (RS1, RS0 = 0, 1; POWER-ON/RESET = 0x02) The mode register is an 8-bit register from which data can be read or to which data can be written. This register is used to configure the ADC for unipolar or bipolar mode, enable or disable the buffer, or place the device into power-down mode. Table 9 outlines the bit designations for the mode register. MR0 through MR7 indicate the bit locations, MR denoting the bits are in the mode register. MR7 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit. Any write to the setup register resets the modulator and filter and sets the RDY bit. MR7 MD1(0) MR6 MD0(0) MR5 0(0) MR4 0(0) MR3 BO(0) MR2 U/B(0) MR1 BUF(1) MR0 0(0) Table 9. Mode Register Bit Designations Bit Location MR7–MR6 Bit Name MD1–MD0 MR5–MR4 0 Description Mode Select Bits. These bits select between continuous conversion mode, single conversion mode, and standby mode. In continuous conversion mode, the ADC continuously performs conversions and places the result in the data register. RDY goes low when a conversion is complete. The user can read these conversions by placing the device in continuous read mode whereby the conversions are automatically placed on the DOUT line when SCLK pulses are applied. Alternatively, the user can instruct the ADC to output the conversion by writing to the communications register. After power-on, the first conversion is available after a period 2/ fADC while subsequent conversions are available at a frequency of fADC. In single conversion mode, the ADC is placed in power-down mode when conversions are not being performed. When single conversion mode is selected, the ADC powers up and performs a single conversion, which occurs after a period 2/fADC. The conversion result in placed in the data register, RDY goes low, and the ADC returns to power-down mode. The conversion remains in the data register and RDY remains active (low) until the data is read or another conversion is performed. See Table 10. This bit must be programmed with a Logic 0 for correct operation. Rev. 0 | Page 11 of 20 AD7791 Bit Location MR3 Bit Name BO MR2 U/B MR1 BUF MR0 0 Description Burnout Current Enable Bit. When this bit is set to 1 by the user, the 100 nA current sources in the signal path are enabled. When BO = 0, the burnout currents are disabled. The burnout currents can be enabled only when the buffer is active. Unipolar/Bipolar Bit. Set by user to enable unipolar coding, i.e., zero differential input will result in 0x000000 output and a full-scale differential input will result in 0xFFFFFF output. Cleared by the user to enable bipolar coding. Negative full-scale differential input will result in an output code of 0x000000, zero differential input will result in an output code of 0x800000, and a positive full-scale differential input will result in an output code of 0xFFFFFF. Configures the ADC for buffered or unbuffered mode of operation. If cleared, the ADC operates in unbuffered mode, lowering the power consumption of the device. If set, the ADC operates in buffered mode, allowing the user to place source impedances on the front end without contributing gain errors to the system. This bit must be programmed with a Logic 0 for correct operation. Table 10. Operating Modes MD1 0 MD0 0 0 1 1 1 0 1 Mode Continuous Conversion Mode (Default) Reserved Single Conversion Mode Power-Down Mode FILTER REGISTER (RS1, RS0 = 1, 0; POWER-ON/RESET = 0x04) The filter register is an 8-bit register from which data can be read or to which data can be written. This register is used to set the output word rate. Table 11 outlines the bit designations for the filter register. FR0 through FR7 indicate the bit locations, FR denoting the bits are in the filter register. FR7 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit. FR7 0(0) FR6 0(0) FR5 CDIV1(0) FR4 CDIV0(0) FR3 0(0) FR2 FS2(1) FR1 FS1(0) FR0 FS0(0) Table 11. Filter Register Bit Designations Bit Location FR7–FR6 FR5–FR4 Bit Name 0 CLKDIV1– CDIV0 FR3 FR2–FR0 0 FS2–FS0 Description These bits must be programmed with a Logic 0 for correct operation. These bits are used to operate the AD7791 in the lower power modes. The clock is internally divided and the power is reduced. In the low power modes, the update rates will scale with the clock frequency so that dividing the clock by 2 causes the update rate to be reduced by a factor of 2 also. 00 Normal Mode 01 Clock Divided by 2 10 Clock Divided by 4 11 Clock Divided by 8 This bit must be programmed with a Logic 0 for correct operation. These bits set the output word rate of the ADC. The update rate influences the 50 Hz/60 Hz rejection and the noise. See Table 12, which shows the allowable update rates when normal power mode is used. In the low power modes, the update rate is scaled with the clock frequency. For example, if the internal clock is divided by a factor of 2, the corresponding update rates will be divided by 2 also. Rev. 0 | Page 12 of 20 AD7791 Table 12. Update Rates FS2 0 0 0 0 1 1 1 1 FS1 0 0 1 1 0 0 1 1 FS0 0 1 0 1 0 1 0 1 fADC (Hz) 120 100 33.3 20 16.6 16.7 13.3 9.5 f3dB (Hz) 28 24 8 4.7 4 4 3.2 2.3 RMS Noise (µV) 40 25 3.36 1.6 1.5 1.5 1.2 1.1 Rejection 25 dB @ 60 Hz 25 dB @ 50 Hz 80 dB @ 60 Hz 65 dB @ 50 Hz/60 Hz (Default Setting) 80 dB @ 50 Hz 67 dB @ 50/60 Hz DATA REGISTER (RS1, RS0 = 1, 1; POWER-ON/RESET = 0x000000) The conversion result from the ADC is stored in this data register. This is a read-only register. On completion of a read operation from this register, the RDY bit/pin is set. Rev. 0 | Page 13 of 20 AD7791 ADC CIRCUIT INFORMATION OVERVIEW The AD7791 is a low power ADC that incorporates a ∑-∆ modulator, a buffer and on-chip digital filtering intended for the measurement of wide dynamic range, low frequency signals such as those in pressure transducers, weigh scales, and temperature measurement applications. The part has one differential input that can be buffered or unbuffered. Buffering the input channel means that the part can accommodate significant source impedances on the analog input and that R, C filtering (for noise rejection or RFI reduction) can be placed on the analog input, if required. The device requires an external reference of 2.5 nominal. Figure 12 shows the basic connections required to operate the part. Table 13. Typical Peak-to-Peak Resolution (Effective Resolution) vs. Update Rate POWER SUPPLY 0.1µF 10µF VDD REFIN(+) IN+ OUT– AD7791 OUT+ CS AIN(+) DOUT/RDY IN– numbers given are for the bipolar input range with a reference of 2.5 V. These numbers are typical and generated with a differential input voltage of 0 V. The peak-to-peak resolution figures represent the resolution for which there will be no code flicker within a six-sigma limit. The output noise comes from two sources. The first is the electrical noise in the semiconductor devices (device noise) used in the implementation of the modulator. The second is quantization noise, which is added when the analog input is converted into the digital domain. The device noise is at a low level and is independent of frequency. The quantization noise starts at an even lower level but rises rapidly with increasing frequency to become the dominant noise source. AIN(–) MICROCONTROLLER SCLK REFIN(–) Update Rate 9.5 13.3 16.7 16.6 20 33.3 100 120 Peak-toPeak Resolution 19.5 19 19 19 18.5 17.5 14.5 14 Effective Resolution 22 21.5 21.5 21.5 21 20 17 16.5 GND 04227-0-006 Figure 12. Basic Connection Diagram The output rate of the AD7791 (fADC) is user programmable with the settling time equal to 2 × tADC. Normal mode rejection is the major function of the digital filter. Table 12 lists the available output rates from the AD7791. Simultaneous 50 Hz and 60 Hz rejection is optimized when the update rate equals 16.6 Hz as notches are placed at both 50 Hz and 60 Hz with this update rate (see Figure 6). NOISE PERFORMANCE Table 13 shows the output rms noise, rms resolution, and peakto-peak resolution (rounded to the nearest 0.5 LSB) for the different update rates and input ranges for the AD7791. The REDUCED CURRENT MODES The AD7791 has a current consumption of 160 µA maximum when operated with a 5 V power supply, the buffer enabled, and the clock operating at its maximum speed. The clock frequency can be divided by a factor of 2, 4, or 8 before being applied to the modulator and filter, resulting in a reduction in the current consumption of the AD7791. Bits CDIV1 and CDIV0 in the filter register are used to enter these low power modes (see Table 14). When the internal clock is reduced, the update rate will also be reduced. For example, if the filter bits are set to give an update rate of 16.6 Hz when the AD7791 is operated in full power mode, the update rate will equal 8.3 Hz in divide by 2 mode. In the low power modes, there may be some degradation in the ADC performance. Table 14. Low Power Mode Selection CDIV[1:0] 00 10 10 11 Clock 1 1/2 1/4 1/8 Typ Current, Buffered (µA) 146 87 56 41 Typ Current, Unbuffered (µA) 75 45 30 25 Rev. 0 | Page 14 of 20 50 Hz/60 Hz Rejection (dB) 65 64 75 86 AD7791 DIGITAL INTERFACE As previously outlined, the AD7791’s programmable functions are controlled using a set of on-chip registers. Data is written to these registers via the part’s serial interface and read access to the on-chip registers is also provided by this interface. All communications with the part must start with a write to the communications register. After power-on or reset, the device expects a write to its communications register. The data written to this register determines whether the next operation is a read operation or a write operation and also determines to which register this read or write operation occurs. Therefore, write access to any of the other registers on the part begins with a write operation to the communications register followed by a write to the selected register. A read operation from any other register (except when continuous read mode is selected) starts with a write to the communications register followed by a read operation from the selected register. The AD7791’s serial interface consists of four signals: CS, DIN, SCLK, and DOUT/RDY. The DIN line is used to transfer data into the on-chip registers while DOUT/RDY is used for accessing from the on-chip registers. SCLK is the serial clock input for the device and all data transfers (either on DIN or DOUT/RDY) occur with respect to the SCLK signal. The DOUT/ RDY pin operates as a Data Ready signal also, the line going low when a new data-word is available in the output register. It is reset high when a read operation from the data register is complete. It also goes high prior to the updating of the data register to indicate when not to read from the device to ensure that a data read is not attempted while the register is being updated. CS is used to select a device. It can be used to decode the AD7791 in systems where several components are connected to the serial bus. Figure 3 and Figure 4 show timing diagrams for interfacing to the AD7791 with CS being used to decode the part. Figure 3 shows the timing for a read operation from the AD7791’s output shift register while Figure 4 shows the timing for a write operation to the input shift register. In all modes except continuous read mode, it is possible to read the same word from the data register several times even though the DOUT/RDY line returns high after the first read operation. However, care must be taken to ensure that the read operations have been completed before the next output update occurs. In continuous read mode, the data register can be read only once. The serial interface can operate in 3-wire mode by tying CS low. In this case, the SCLK, DIN, and DOUT/RDY lines are used to communicate with the AD7791. The end of the conversion can be monitored using the RDY bit in the status register. This scheme is suitable for interfacing to microcontrollers. If CS is required as a decoding signal, it can be generated from a port pin. For microcontroller interfaces, it is recommended that SCLK idles high between data transfers. The AD7791 can be operated with CS being used as a frame synchronization signal. This scheme is useful for DSP interfaces. In this case, the first bit (MSB) is effectively clocked out by CS since CS would normally occur after the falling edge of SCLK in DSPs. The SCLK can continue to run between data transfers, provided the timing numbers are obeyed. The serial interface can be reset by writing a series of 1s on the DIN input. If a Logic 1 is written to the AD7791 line for at least 32 serial clock cycles, the serial interface is reset. This ensures that in 3-wire systems, the interface can be reset to a known state if the interface gets lost due to a software error or some glitch in the system. Reset returns the interface to the state in which it is expecting a write to the communications register. This operation resets the contents of all registers to their poweron values. The AD7791 can be configured to continuously convert or to perform a single conversion. See Figure 13 through Figure 15. CS DIN DOUT/RDY 0x10 0x82 0x10 DATA 0x82 DATA SCLK 04227-0-007 Figure 13. Single Conversion Rev. 0 | Page 15 of 20 AD7791 Single Conversion Mode Continuous Conversion Mode In single conversion mode, the AD7791 is placed in shutdown mode between conversions. When a single conversion is initiated by setting MD1 to 1 and MD0 to 0 in the mode register, the AD7791 powers up, performs a single conversion, and then returns to shutdown mode. A conversion will require a time period of 2 × tADC. DOUT/RDY goes low to indicate the completion of a conversion. When the data-word has been read from the data register, DOUT/RDY will go high. If CS is low, DOUT/RDY will remain high until another conversion is initiated and completed. The data register can be read several times, if required, even when DOUT/ RDY has gone high. This is the default power-up mode. The AD7791 will continuously convert, the RDY pin in the status register going low each time a conversion is complete. If CS is low, the DOUT/RDY line will also go low when a conversion is complete. To read a conversion, the user can write to the communications register, indicating that the next operation is a read of the data register. The digital conversion will be placed on the DOUT/RDY pin as soon as SCLK pulses are applied to the ADC. DOUT/RDY will return high when the conversion is read. The user can read this register additional times, if required. However, the user must ensure that the data register is not being accessed at the completion of the next conversion or else the new conversion word will be lost. CS 0x38 0x38 DIN DOUT/RDY DATA DATA SCLK 04227-0-009 Figure 14. Continuous Conversion Rev. 0 | Page 16 of 20 AD7791 Continuous Read Mode before the next conversion is complete. If the user has not read the conversion before the completion of the next conversion or if insufficient serial clocks are applied to the AD7791 to read the word, the serial output register is reset when the next conversion is complete and the new conversion is placed in the output serial register. Rather than write to the communications register each time a conversion is complete to access the data, the AD7791 can be placed in continuous read mode. By writing 001111XX to the communications register, the user needs only to apply the appropriate number of SCLK cycles to the ADC and the 24-bit word will automatically be placed on the DOUT/RDY line when a conversion is complete. To exit the continuous read mode, the instruction 001110XX must be written to the communications register while the RDY pin is low. While in the continuous read mode, the ADC monitors activity on the DIN line so that it can receive the instruction to exit the continuous read mode. Additionally, a reset will occur if 32 consecutive 1s are seen on DIN. Therefore, DIN should be held low in continuous read mode until an instruction is to be written to the device. When DOUT/RDY goes low to indicate the end of a conversion, sufficient SCLK cycles must be applied to the ADC and the data conversion will be placed on the DOUT/RDY line. When the conversion is read, DOUT/RDY will return high until the next conversion is available. In this mode, the data can be read only once. Also, the user must ensure that the data-word is read CS DIN DOUT/RDY 0x3C DATA DATA DATA SCLK 04227-0-008 Figure 15. Continuous Read Rev. 0 | Page 17 of 20 AD7791 CIRCUIT DESCRIPTION ANALOG INPUT CHANNEL The AD7791 has one differential analog input channel. This is connected to the on-chip buffer amplifier when the device is operated in buffered mode and directly to the modulator when the device is operated in unbuffered mode. In buffered mode (the BUF bit in the mode register is set to 1), the input channel feeds into a high impedance input stage of the buffer amplifier. Therefore, the input can tolerate significant source impedances and is tailored for direct connection to external resistive-type sensors such as strain gauges or resistance temperature detectors (RTDs). When BUF = 0, the part is operated in unbuffered mode. This results in a higher analog input current. Note that this unbuffered input path provides a dynamic load to the driving source. Therefore, resistor/capacitor combinations on the input pins can cause dc gain errors, depending on the output impedance of the source that is driving the ADC input. Table 15 shows the allowable external resistance/capacitance values for unbuffered mode such that no gain error at the 20-bit level is introduced. If the ADC is configured for bipolar mode, the analog input range on the AIN(+) input is 0 V to 5 V. The bipolar/unipolar option is chosen by programming the B/U bit in the mode register. DATA OUTPUT CODING When the ADC is configured for unipolar operation, the output code is natural (straight) binary with a zero differential input voltage resulting in a code of 00...00, a midscale voltage resulting in a code of 100...000, and a full-scale input voltage resulting in a code of 111...111. The output code for any analog input voltage can be represented as Code = 2N × (AIN/VREF) When the ADC is configured for bipolar operation, the output code is offset binary with a negative full-scale voltage resulting in a code of 000...000, a zero differential input voltage resulting in a code of 100...000, and a positive full-scale input voltage resulting in a code of 111...111. The output code for any analog input voltage can be represented as Code = 2N – 1 × [(AIN/VREF) + 1] Table 15. External R-C Combination for No 20-Bit Gain Error C (pF) 50 100 500 1000 5000 R (Ω) 16.7K 9.6K 2.2K 1.1K 160 where AIN is the analog input voltage and N = 24. REFERENCE INPUT The absolute input voltage range in buffered mode is restricted to a range between GND + 100 mV and VDD – 100 mV. Care must be taken in setting up the common-mode voltage so that these limits are not exceeded. Otherwise, there will be degradation in linearity and noise performance. The absolute input voltage in unbuffered mode includes the range between GND – 30 mV and VDD + 30 mV as a result of being unbuffered. The negative absolute input voltage limit does allow the possibility of monitoring small true bipolar signals with respect to GND. BIPOLAR/UNIPOLAR CONFIGURATION The analog input to the AD7791 can accept either unipolar or bipolar input voltage ranges. A bipolar input range does not imply that the part can tolerate negative voltages with respect to system GND. Unipolar and bipolar signals on the AIN(+) input are referenced to the voltage on the AIN(–) input. For example, if AIN(–) is 2.5 V and the ADC is configured for unipolar mode, the input voltage range on the AIN(+) pin is 2.5 V to 5 V. The AD7791 has a fully differential input capability for the channel. The common-mode range for these differential inputs is from GND to VDD. The reference input is unbuffered and, therefore, excessive R-C source impedances will introduce gain errors. The reference voltage REFIN (REFIN(+) – REFIN(–)) is 2.5 V nominal, but the AD7791 is functional with reference voltages from 0.1 V to VDD. In applications where the excitation (voltage or current) for the transducer on the analog input also drives the reference voltage for the part, the effect of the low frequency noise in the excitation source will be removed because the application is ratiometric. If the AD7791 is used in a nonratiometric application, a low noise reference should be used. Recommended 2.5 V reference voltage sources for the AD7791 include the ADR381 and ADR391, which are low noise, low power references. In a system that operates from a 2.5 V power supply, the reference voltage source will require some headroom. In this case, a 2.048 V reference such as the ADR380 or ADR390 can be used, requiring only 300 mV of headroom. Also note that the reference inputs provide a high impedance, dynamic load. Because the input impedance of each reference input is dynamic, resistor/ capacitor combinations on these inputs can cause dc gain errors, depending on the output impedance of the source that is driving the reference inputs. Rev. 0 | Page 18 of 20 AD7791 Reference voltage sources like those recommended above (e.g., ADR391) will typically have low output impedances and are, therefore, tolerant to having decoupling capacitors on REFIN(+) without introducing gain errors in the system. Deriving the reference input voltage across an external resistor will mean that the reference input sees a significant external source impedance. External decoupling on the REFIN pins would not be recommended in this type of circuit configuration. VDD MONITOR Along with converting external voltages, the analog input channel can be used to monitor the voltage on the VDD pin. When the CH1 and CH0 bits in the communications register are set to 1, the voltage on the VDD pin is internally attenuated by 5 and the resultant voltage is applied to the ∑-∆ modulator using an internal 1.17 V reference for analog to digital conversion. This is useful because variations in the power supply voltage can be monitored. GROUNDING AND LAYOUT Since the analog inputs and reference inputs of the ADC are differential, most of the voltages in the analog modulator are common-mode voltages. The excellent common-mode rejection of the part will remove common-mode noise on these inputs. The digital filter will provide rejection of broadband noise on the power supply, except at integer multiples of the modulator sampling frequency. The digital filter also removes noise from the analog and reference inputs, provided that these noise sources do not saturate the analog modulator. As a result, the AD7791 is more immune to noise interference than a conventional high resolution converter. However, because the resolution of the AD7791 is so high, and the noise levels from the AD7791 are so low, care must be taken with regard to grounding and layout. The printed circuit board that houses the AD7791 should be designed such that the analog and digital sections are separated and confined to certain areas of the board. A minimum etch technique is generally best for ground planes because it gives the best shielding. It is recommended that the AD7791’s GND pin be tied to the AGND plane of the system. In any layout, it is important that the user keep in mind the flow of currents in the system, ensuring that the return paths for all currents are as close as possible to the paths the currents took to reach their destinations. Avoid forcing digital currents to flow through the AGND sections of the layout. The AD7791’s ground plane should be allowed to run under the AD7791 to prevent noise coupling. The power supply lines to the AD7791 should use as wide a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and clock signals should never be run near the analog inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This will reduce the effects of feedthrough through the board. A microstrip technique is by far the best, but it is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes, while signals are placed on the solder side. Good decoupling is important when using high resolution ADCs. VDD should be decoupled with 10 µF tantalum in parallel with 0.1 µF capacitors to GND. To achieve the best from these decoupling components, they should be placed as close as possible to the device, ideally right up against the device. All logic chips should be decoupled with 0.1 µF ceramic capacitors to DGND. Rev. 0 | Page 19 of 20 AD7791 OUTLINE DIMENSIONS 3.00 BSC 10 6 4.90 BSC 3.00 BSC 1 5 PIN 1 0.50 BSC 0.95 0.85 0.75 0.15 0.00 1.10 MAX 0.27 0.17 SEATING PLANE 0.23 0.08 8° 0° 0.80 0.60 0.40 COPLANARITY 0.10 COMPLIANT TO JEDEC STANDARDS MO-187BA Figure 16. 10-Lead Mini Small Outline Package [MSOP] (RM-10) Dimensions shown in millimeters ESD CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Table 16. Ordering Guide Model AD7791BRM AD7791BRM-REEL Temperature Range –40°C to +105°C –40°C to +105°C Package Description 10-Lead Mini Small Outline Package (MSOP) 10-Lead Mini Small Outline Package (MSOP) © 2003 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies. C04227-0-8/03(0) Rev. 0 | Page 20 of 20 Package Option RM-10 RM-10 Branding COT COT