AD ADSP-21MOD980N

a
MultiPort Internet
Gateway Processor
ADSP-21mod980N
Preliminary Technical Data
PERFORMANCE FEATURES
Complete Single Device Multi-Port Internet Gateway
Processor (No External Memory Required)
Implements Sixteen Modem Channels or Forty Voice
Channels in One Package
Each DSP Can Implement two V.34/V.90 Data/Fax
Modem Channels (includes Datapump and
Controller)
Low Power Version: 640 MIPS Sustained Performance,
12.5 ns Instruction Time @ 1.9 Volts nominal
(internal)
Open Architecture Extensible to Voice-over-Network
(VoN) and Other Applications
Low Power Dissipation, 25 mW (typical) per Channel
Powerdown Mode Featuring Low CMOS Standby Power
Dissipation
INTEGRATION FEATURES
ADSP-2100 Family Code-Compatible, with Instruction
Set Extensions
16 Mbits of On-Chip SRAM, Configured as 9 Mbits of
Program Memory and 7 Mbits of Data Memory
Dual-Purpose Program Memory, for Both Instruction
and Data Storage
352-Ball PBGA with a 35mm ⴛ 35mm footprint
SYSTEM CONFIGURATION FEATURES
16-Bit Internal DMA Port for High-Speed Access to
On-Chip Memory (Mode-Selectable)
Programmable Multichannel Serial Port Supports 24/32
Channels
Two Double-Buffered Serial Ports with Companding
Hardware and Automatic Data Buffering
Separate Reset Pins for Each Internal Processor
21m od980N
Host IDMA
SPORT0
SPORT1
2188N
2188N
2188N
2188N
2188N
2188N
2188N
2188N
DSP 1
DSP 2
DSP 3
DSP 4
DSP 5
DSP 6
DSP 7
DSP 8
CONTROL
Figure 1. MOD980N MultiPort Internet Gateway Processor Block Diagram
REV. PrB 6/2001
This information applies to a product under development. Its characteristics
and specifications are subject to change without notice. Analog Devices
assumes no obligation regarding future manufacturing unless otherwise
agreed to in writing.
One Technology Way, P.O.Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel:781/329-4700
World Wide Web Site: http://www.analog.com
Fax:781/326-8703
©Analog Devices,Inc., 2001
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
GENERAL DESCRIPTION
MODEM SOFTWARE
The ADSP-21mod980N is a multi-port Internet gateway
processor optimized for implementation of a complete
V.34/V.90 digital modem. All datapump and controller
functions can be implemented on a single device, offering
the lowest power consumption and highest possible modem
port density.
The following software is available as object code from
Analog Devices Inc.
The ADSP-21mod980N combines the ADSP-2100 Family
base architecture (three computational units, data address
generators, and a program sequencer) with two serial ports,
a 16-bit internal DMA port, a byte DMA port, a programmable timer, Flag I/O, extensive interrupt capabilities, and
on-chip program and data memory.
The ADSP-21mod980N integrates 16 Mbits of on-chip
memory, configured as 384 Kwords (24-bit) of program
RAM, and 448 Kwords (16-bit) of data RAM. Power-down
circuitry is also provided to reduce the average and standby
power consumption of equipment which in turn reduces
equipment cooling requirements. The ADSP-21mod980N
is available in a 35 mm x 35 mm, 352-lead PBGA package.
Fabricated in a high-speed, low-power, CMOS process, the
ADSP-21mod980N operates with a 12.5 ns instruction
cycle time. Every instruction can execute in a single processor cycle.
The ADSP-21mod980N’s flexible architecture and comprehensive instruction set allow the processor to perform
multiple operations in parallel. In one processor cycle, the
ADSP-21mod980N can:
•
Generate the next program address
•
Fetch the next instruction
•
Perform one or two data moves
•
Update one or two data address pointers
•
Perform a computational operation
This takes place while the processor continues to:
•
Receive and transmit data through the two serial ports
•
Receive and/or transmit data through the internal
DMA port
•
Receive and/or transmit data through the byte DMA
port
•
Decrement timer
•
ADSP-21mod Family Dynamic Internet Voice
AccessTM (DIVA) Voice Over Network Solution.
•
ADSP-21mod980-210N Multiport Internet Gateway
Processor Modem Solution.
A complete system implementation requires the
ADSP-21mod980N device plus modem or voice software.
The modem software executes general modem control,
command sets, error correction, and data compression,
data modulations (for example, V.34 and V.90), and host
interface functions.The host interface allows system access
to modem statistics, such as call progress, connect speed,
retrain count, symbol rate, and other modulation
parameters.
The modem datapump and controller software reside in
on-chip SRAM and do not require additional memory. You
can configure the ADSP-21mod980N dynamically by
downloading software from the host through the 16-bit
IDMA interface. This SRAM-based architecture provides a
software upgrade path to other applications, such as
voice-over-IP, and to future standards.
DEVELOPMENT SYSTEM
Analog Devices' wide range of software and hardware development tools supports the ADSP-218x N Series. The DSP
tools include an integrated development environment
(IDE), an evaluation kit, and a serial port emulator.
VisualDSP® is an integrated development environment,
allowing for fast and easy development, debug and deployment. The VisualDSP project management environment
lets programmers develop and debug an application. This
environment includes an easy-to-use assembler that is based
on an algebraic syntax; an archiver (librarian/library
builder); a linker; a loader; a cycle-accurate, instruction-level simulator; a C compiler; and a C run-time library
that includes DSP and mathematical functions.
Debugging both C and assembly programs with the VisualDSP debugger, programmers can:
• View mixed C and assembly code (interleaved source and
object information)
• Insert break points
• Set conditional breakpoints on registers, memory, and
stacks
• Trace instruction execution
• Fill and dump memory
• Source level debugging
2
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
For current information contact Analog Devices at (800) ANALOGD
ADSP-21mod980N
The VisualDSP IDE lets programmers define and manage
DSP software development. The dialog boxes and property
pages let programmers configure and manage all of the
ADSP-218x development tools, including the syntax highlighting in the VisualDSP editor. This capability controls
how the development tools process inputs and generate
outputs.
The ADSP-218x EZ-ICE ® Emulator provides an easier
and more cost-effective method for engineers to develop
and optimize DSP systems, shortening product development cycles for faster time-to-market. The
ADSP-21mod980N integrates on-chip emulation support
with a 14-pin ICE-Port interface. This interface provides a
simpler target board connection that requires fewer
mechanical clearance considerations than other
ADSP-2100 Family EZ-ICEs. The ADSP-21mod980N
device need not be removed from the target system when
using the EZ-ICE, nor are any adapters needed. Due to the
small footprint of the EZ-ICE connector, emulation can be
supported in final board designs.The EZ-ICE performs a
full range of functions, including:
• In-target operation
• Up to 20 breakpoints
• Single-step or full-speed operation
• Registers and memory values can be examined and
altered
• PC upload and download functions
• Instruction-level emulation of program booting and
execution
• Complete assembly and disassembly of instructions
• C source-level debugging
ADDITIONAL INFORMATION
This data sheet provides a general overview of
ADSP-21mod980N functionality. For specific information
about the modem processors, refer to the ADSP-2188N
data sheet. For additional information on the architecture
and instruction set of the modem processors, refer to the
ADSP-2100 Family User’s Manual (3rd edition). For more
information about the development tools, refer to the
ADSP-2100 Family Development Tools Data Sheet.
REV. PrB 6/2001
3
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
ARCHITECTURE OVERVIEW
Figure 2 on page 4 is a functional block diagram of the
ADSP-21mod980N. It contains eight independent digital
signal processors.
DATA< 23:8>, A<0 >
17
IAD <15:0>,
IDM A CNTL
CLKIN
IAD<15:0>, IDM A CNTL
20
20
3
PF<0:2>/M OD E A:C
2188N
2188N
2188N
2188N
2188N
2188N
2188N
2188N
DSP 1
DSP 2
DSP 3
DSP 4
DSP 5
DSP 6
DSP 7
DSP 8
4
4
SPORT0A
SPORT1
SPORT0B
4
8
EMULATOR
SIGNALS RO UTED TO EACH RESPECTIVE DIE
8
BR <8:1>
IDM A CNTL = IAL, IRD, IW R, IACK
INTERRUPTS = IRQE (PF4), IRQL 0(PF5), IRQL1(PF6), IRQ2(PF7)
8
BG <8:1>
8
RESET <8:1>
EMULATOR
= EMS, EINT, ELIN, EBR, EBG, ECLK
ELOUT, ERESET
8
CLKOUT <8:1>
8
SPORT0A, SPO RT 0B
EE <8:1>
= RFS0, DR0, DT0, SCKL0
8
IS <8:1>
SPORT1
= RFS1, TFS1, DR1, SCKL1
8
TFS0 <8:1>
8
DT1 <8:1>
32
INTERRUPTS < 8:1>
NOTE :
1. PW D AND PF3/MODE D ARE TIED HIGH
SUBTO TAL = 177 SIG NAL BALLS
109
GND
44
VDDINT
22
VDDEXT
SUBTO TAL = 175 POW ER BALLS
TOTAL = 352 BALLS
Figure 2. ADSP-21mod980N Functional Block Diagram
Every modem processor has:
•
A DSP core
•
256K bytes of RAM
•
Two serial ports
•
An IDMA host.
The signals of each modem processor are accessed through
the external pins of the ADSP-21mod980N. Some signals
are bussed with the signals of the other processors and are
4
accessed through a single external pin. Other signals remain
separate and they are accessed through separate external
pins for each processor.
The arrangement of the eight modem processors in the
ADSP-21mod980N makes one basic configuration possible: a slave configuration. In this configuration, the data
pins of all eight processors connect to a single bus structure.
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
For current information contact Analog Devices at (800) ANALOGD
ADSP-21mod980N
All eight modem processors have identical functions and
have equal status. Each of the modem processors is connected to a common IDMA bus and each modem processor
is configured to operate in the same mode (see the slave
mode and the memory mode descriptions in “Memory
Architecture” on page 10). The slave mode is considered to
be the only mode of operation in the ADSP-21mod980N
modem pool.
SERIAL PORTS
The ADSP-21mod980N has a multichannel serial port
(SPORT) connected to each internal digital modem processor for serial communications.
The following is a brief list of ADSP-21mod980N SPORT
features. For additional information on the internal Serial
Ports, refer to the ADSP-2100 Family User’s Manual. Each
SPORT:
•
is bidirectional and has a separate, double-buffered
transmit and receive section.
•
can use an external serial clock or generate its own
serial clock internally.
•
has independent framing for the receive and transmit
sections. Sections run in a frameless mode or with
frame synchronization signals internally or externally
generated. Frame sync signals are active high or
inverted, with either of two pulse widths and timings.
•
supports serial data word lengths from 3 to 16 bits and
provides optional A-law and µ-law companding according to CCITT recommendation G.711.
•
receive and transmit sections can generate unique
interrupts on completing a data word transfer.
•
can receive and transmit an entire circular buffer of
data with one overhead cycle per data word. An interrupt is generated after a data buffer transfer.
A multichannel interface selectively receives and transmits a
24 or 32 word, time-division multiplexed, serial bitstream.
PIN DESCRIPTIONS
The ADSP-21mod980N is available in a 352-lead PBGA
package. In order to maintain maximum functionality and
reduce package size and pin count, some serial port, programmable flag, interrupt and external bus pins have dual,
multiplexed functionality. The external bus pins are configured during RESET only, while serial port pins are software
configurable during program execution. Flag and interrupt
functionality is retained concurrently on multiplexed pins.
Table on page 6 lists the pin names and their functions. In
cases where pin functionality is reconfigurable, the default
state is shown in plain text; alternate functionality is shown
in italics.
REV. PrB 6/2001
5
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
Table 1. Common Mode Pins
Pin Name(s)
# of Pins
Input/Output
Function
RESET
8
I
Processor Reset Input
BR
8
I
Bus Request Input
BG
8
O
Bus Grant Output
IRQ2 /
8
I
Edge- or Level-Sensitive Interrupt Request1
PF7
8
I/O
Programmable I/O Pin
IRQL1 /
8
I
Level-Sensitive Interrupt Requests1
PF6
8
I/O
Programmable I/O Pin
IRQL0 /
8
I
Level-Sensitive Interrupt Requests1
PF5
8
I/O
Programmable I/O Pin
IRQE /
8
I
Edge-Sensitive Interrupt Requests1
PF4
8
I/O
Programmable I/O Pin
Mode C /
1
I
Mode Select Input - Checked Only During RESET
PF2
1
I/O
Programmable I/O Pin During Normal Operation
Mode B /
1
I
Mode Select Input - Checked Only During RESET
PF1
1
I/O
Programmable I/O Pin During Normal Operation
Mode A /
1
I
Mode Select Input - Checked Only During RESET
PF0
1
I/O
Programmable I/O Pin During Normal Operation
CLKIN
1
I
Clock Input
CLKOUT
8
O
Processor Clock Output
SPORT
28
I/O
Serial Port I/O Pins2
VDD and GND
175
I
Power and Ground
EZ-Port
16
I/O
For Emulation Use
1
Interrupt/Flag Pins retain both functions concurrently. If IMASK is set to enable the corresponding interrupts, then the ADSP-21mod980N will vector
to the appropriate interrupt vector address when the pin is asserted, either by external devices, or set as a programmable flag.
2
SPORT configuration determined by the ADSP-21mod980N System Control Register. Software configurable.
MEMORY INTERFACE PINS
The ADSP-21mod980N modem pool is used in Slave
Mode. In Slave Mode, the Modem Processors operate in
host configuration. The operating mode is determined by
the state of the Mode C pin during RESET and cannot be
changed while the modem pool is running. See the “Memory Architecture” section for more information.
6
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
For current information contact Analog Devices at (800) ANALOGD
Table 2. Host Pins (Mode C = 1) Modem Processors 1-8
1
ADSP-21mod980N
IRQE is edge sensitive. The priorities and vector addresses
of all interrupts are shown in Table on page 7. When the
modem pool is reset, interrupt servicing is disabled.
Pin Name
# of
Pins
Input/
Output
IAD[15:0]
321
I/O
IDMA Port
Address/Data Bus
Source Of Interrupt
A0
1
O
Address Pin for External I/O, Program,
Data, or Byte access
RESET (or Power-Up
with PUCR = 1)
0x0000 (Highest Priority)
16
I/O
Data I/O Pins for Program, Data Byte and
I/O spaces
Power Down
(Nonmaskable)
0x002C
D[23:8]
IRQ2
0x0004
Function
Table 3. Interrupt Priority and Interrupt Vector
Addresses
Interrupt Vector Address
(Hex)
IWR
21
I
IDMA Write Enable
IRQL1
0x0008
IRD
21
I
IDMA Read Enable
IRQL0
0x000C
IAL
21
I
IDMA Address Latch
Pin
SPORT0 Transmit
0x0010
SPORT0 Receive
0x0014
IS
8
I
IDMA Selects
IRQE
0x0018
IACK
21
O
IDMA Port Acknowledge Configurable in
Mode D; Open Drain
BDMA Interrupt
0x001C
SPORT1 Transmit or
IRQ1
0x0020
SPORT1 Receive or
IRQ0
0x0024
Timer
0x0028 (Lowest Priority)
There are two distinct IAD buses. One addresses DSPs 1-4 and the other
communicates with DSPs 5-8. See Figure 2 for details.
INTERRUPTS
The interrupt controller allows each modem processor in
the modem pool to respond individually to eleven possible
interrupts and RESET with minimum overhead. The
ADSP-21mod980N provides four dedicated external interrupt input pins, IRQ2, IRQL1, IRQL0, and IRQE (shared
with the PF[7:4] pins) for each modem processor. The
ADSP-21mod980N also supports internal interrupts from
the timer, the byte DMA port, the serial port, software, and
the power-down control circuit. The interrupt levels are
internally prioritized and individually maskable (except
power down and RESET). The IRQ2, IRQ1, and IRQ0
input pins can be programmed to be either level- or
edge-sensitive. IRQL0 and IRQL1 are level-sensitive and
LOW POWER OPERATION
The ADSP-21mod980N has three low power modes that
significantly reduce the power dissipation when the device
operates under standby conditions. These modes are:
•
Power Down
•
Idle
•
Slow Idle
The CLKOUT pin may also be disabled to reduce external
power dissipation.
POWER DOWN
The ADSP-21mod980N modem pool has a low power feature that lets the modem pool enter a very low power
dormant state through software control. Here is a brief list
REV. PrB 6/2001
7
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
of power-down features. Refer to the ADSP-2100 Family
User’s Manual, “System Interface” chapter, for detailed
information about the power-down feature.
•
Quick recovery from power down. The modem pool
begins executing instructions in as few as 200 CLKIN
cycles.
•
Support for an externally generated TTL or CMOS
processor clock. The external clock can continue running during power down without affecting the lowest
power rating and 200 CLKIN cycle recovery.
•
Power down is initiated by the software power-down
force bit. Interrupt support allows an unlimited number of instructions to be executed before optionally
powering down.
•
Context clear/save control allows the modem pool to
continue where it left off or start with a clean context
when leaving the power down state.
•
The RESET pin also can be used to terminate power
down.
IDLE
When the ADSP-21mod980N is in the Idle Mode, the
modem pool waits indefinitely in a low power state until an
interrupt occurs. When an unmasked interrupt occurs, it is
serviced; execution then continues with the instruction following the IDLE instruction. In Idle mode IDMA, BDMA
and autobuffer cycle steals still occur.
When the IDLE (n) instruction is used in systems that have
an externally generated serial clock (SCLK), the serial clock
rate may be faster than the modem pool’s reduced internal
clock rate. Under these conditions, interrupts must not be
generated at a faster rate than can be serviced, due to the
additional time the modem pool takes to come out of the
idle state (a maximum of n cycles).
SYSTEM CONFIGURATION
Figure on page 9 shows the hardware interfaces for a typical multichannel modem configuration with the
ADSP-21mod980N. Other system design considerations
such as host processing requirements, electrical loading,
and overall bus timing must all be met. A line interface can
be used to connect the multichannel subscriber or client
data stream to the multichannel serial port of the
ADSP-21mod980N. The IDMA port of the
ADSP-21mod980N is used to give a host processor full
access to the internal memory of the ADSP-21mod980N.
This lets the host dynamically configure the
ADSP-21mod980N by loading code and data into its internal memory. This configuration also lets the host access
server data directly from the ADSP-21mod980N’s internal
memory. In this configuration, the Modem Processors
should be put into host memory mode where Mode C = 1,
Mode B = 0, and Mode A = 1.
SLOW IDLE
The IDLE instruction is enhanced on the
ADSP-21mod980N to let the modem pool’s internal clock
signal be slowed, further reducing power consumption. The
reduced clock frequency, a programmable fraction of the
normal clock rate, is specified by a selectable divisor given
in the IDLE instruction.
The format of the instruction is:
IDLE (n);
where n = 16, 32, 64, or 128. This instruction keeps the
modem pool fully functional, but operating at the slower
clock rate. While it is in this state, the modem pool’s other
internal clock signals, such as SCLK, CLKOUT, and timer
clock, are reduced by the same ratio. The default form of
the instruction, when no clock divisor is given, is the standard IDLE instruction.
When the IDLE (n) instruction is used, it effectively slows
down the modem pool’s internal clock and thus its response
time to incoming interrupts. The one-cycle response time
of the standard idle state is increased by n, the clock divisor.
When an enabled interrupt is received, the
ADSP-21mod980N will remain in the idle state for up to a
maximum of n modem pool cycles (n = 16, 32, 64, or 128)
before resuming normal operation.
8
6/2001 REV. PrB
PRELIMINARY TECHNICA L DATA
For current information contact Analog Devices at (800) ANALOGD
ADSP-21mod980N
T1/E1
LINE
INTERFACE
T1/E1
LINE
INTERFACE
SPORT
SPORT
SPORT
21mod980N
21mod980N
21mod980N
ST/CNTL IDMA
ST/CNTL IDMA
ST/CNTL IDMA
T1/E1
LINE
INTERFACE
Figure 3. Multichannel Modem Configuration
CLOCK SIGNALS
The ADSP-21mod980N is clocked by a TTL-compatible
clock signal that runs at half the instruction rate; a 40 MHz
input clock yields a 12.5 ns processor cycle, which is equivalent to 80 MHz. Normally, instructions are executed in a
single processor cycle. All device timing is relative to the
internal instruction clock rate, which is indicated by the
CLKOUT signal when enabled. The clock input signal is
connected to the processor’s CLKIN input.
REV. PrB 6/2001
The CLKIN input cannot be halted, changed during operation, or operated below the specified frequency during
normal operation. The only exception is while the processor
is in the power down state. For additional information, refer
to Chapter 9, ADSP-2100 Family User’s Manual for a
detailed explanation of this power down feature.
9
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
A clock output (CLKOUT) signal is generated by the processor at the processor’s cycle rate. This can be enabled and
disabled by the CLKODIS bit in the SPORT0 Autobuffer
Control Register.
•
Figure on page 11 shows Data Memory
•
Table on page 11 shows the generation of address bits
based on the DMOVLAY values. Access to external
memory is not available
RESET
The RESET signals initiate a reset of each modem processor in the ADSP-21mod980N. The RESET signals must be
asserted during the power-up sequence to assure proper initialization. RESET during initial power-up must be held
long enough to let the internal clocks stabilize. If RESETs
are activated any time after power up, the clocks continue to
run and do not require stabilization time.
The power-up sequence is defined as the total time required
for the oscillator circuits to stabilize after a valid VDD is
applied to the processors, and for the internal phase-locked
loops (PLL) to lock onto the specific frequency. A minimum of 2000 CLKIN cycles ensures that the PLLs have
locked, but this does not include the oscillators’ start-up
time. During this power-up sequence, the RESET signals
should be held low. On any subsequent resets, the RESET
signals must meet the minimum pulse width specification,
tRSP.
The RESET input contains some hysteresis; however, if you
use an RC circuit to generate your RESET signals, the use
of an external Schmidt triggers are recommended.
The RESET for each individual modem processor sets the
internal stack pointers to the empty stack condition, masks
all interrupts and clears the MSTAT register. When a
RESET is released, if there is no pending bus request and
the modem processor is configured for booting, the
boot-loading sequence is performed. The first instruction is
fetched from on-chip program memory location 0x0000
once boot loading completes.
MEMORY ARCHITECTURE
The ADSP-21mod980N provides a variety of memory and
peripheral interface options for Modem Processor 1. The
key functional groups are Program Memory, Data Memory,
Byte Memory, and I/O. Refer to the following figures and
tables for PM and DM memory allocations in the
ADSP-21mod980N.
The ADSP-21mod980N modem pool operates in one
memory mode: Slave Mode. The following figures and
tables describe the memory of the ADSP-21mod980N:
•
Figure on page 10 shows Program Memory
•
Table on page 10 shows the generation of address bits
based on the PMOVLAY values
10
PM M O D E B = 0
AL W A Y S
AC C E SS IB L E
AT A D DR E S S
0x0000 - 0x1FFF
0x2000 0x3FFF
AC C E SS IB L E W H EN
PM O VL AY = 0
0x2000 0x3FFF
AC C E SS IB L E W H EN
PM O VL AY = 4
0x2000 0x3FFF
AC C E SS IB L E W H EN
PM O VL AY = 5
AC C E SS IB L E
WHEN
PM O VL AY = 6
IN T ER N A L
MEMORY
0x2000 0x3FFF
0x2000 0x3FFF
AC C E SS IB L E
WHEN
PM O VL AY = 7
PROGRAM MEMORY
MODE B=0 ADDRESS
0x3FFF
8K INTERNAL
PMOVLAY =
0, 4, 5, 6, 7
0x2000
0x1FFF
8K
INTERNAL
0x0000
Figure 4. Program Memory Map
Table 4. PMOVLAY bits
PMOVLAY
Memory
A13
A[12:0]
0, 4, 5, 6, 7
Internal
Not
Applicable
Not Applicable
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
DA T A M EM O RY
Table 5. DMOVLAY bits
AL W A Y S
AC C E SS IB L E
AT A D DR E S S
0x2000 - 0x3F F F
DMOVLAY
Memory
A13
A[12:0]
0, 4, 5, 6, 7, 8
Internal
Not
Applicable
Not
Applicable
0x0000 - 0x1F F F
0x0000 - 0x1F F F
AC C E SS IB L E W H EN
DM O VL AY = 0
0x0000 - 0x1F F F
AC C E SS IB L E W H EN
DM O VL AY = 4
The ADSP-21mod980N has three memory mapped registers that differ from other ADSP-21xx Family DSPs. See
“Waitstate Control Register” on page 11. See
“Programmable Flag & Composite Select Control Register” on page 12. See “System Control Register” on
page 12. The slight modifications to these registers provide
the ADSP-21mod980N’s waitstate and BMS control
features.
0x0000 - 0x1F F F
AC C E SS IB L E W H EN
DM O VL AY = 5
IN T ER N A L
MEMORY
MEMORY MAPPED REGISTERS (NEW TO THE
ADSP-21MOD980N)
0x0000 - 0x1F F F
AC C E SS IB L E W H EN
DM O VL AY = 6
0x0000 - 0x1F F F
AC C E SS IB L E W H EN
DM O VL AY = 7
AC C E SS IB L E W H EN
DM O VL AY = 8
DATA MEMORY
32 MEMORY
MAPPED
REGISTERS
INTERNAL
8160 WORDS
8K INTERNAL
DMOVLAY =
0, 4, 5, 6, 7, 8
ADDR
0x3FFF
0x3FE0
0x3FDF
0x2000
0x1FFF
Figure 5. Data Memory Map
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
D W A IT
IO W AIT 3
IO W AIT 2
IO W AIT 1
.
D M (0x3 F F E )
IO W AIT 0
W ait S tate M o d e S ele ct
0 = N o rm al m o d e (P W AIT , D W AIT , IO W A IT 0 -3 = N w ait states, ran g in g fro m 0 to 7)
1 = 2N + 1 m o de (P W AIT , D W AIT , IO W AIT 0 -3 = 2N + 1 w ait states, ran g in g fro m 0 to 15 )
Figure 6. Waitstate Control Register
REV. PrB 6/2001
11
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
15 14 13 12 11 10 9
1
1
1
1
0
1
1
8
7
6
5
4
3
2
1
0
1
0
0
0
0
0
0
0
0
CMSSEL
0 = Disable CMS
1 = Enable CMS
BMWAIT
DM(0x3FE6)
PFTYPE
0 = Input
1 = Output
(where bit: 11-IOM, 10-BM, 9-DM, 8-PM)
Figure 7. Programmable Flag1 & Composite Select Control Register
1
Since they are multiplexed within the ADSP-21mod980N, PF[2:0] should be configured as an output for only one processor at a time. Bit [3] of DM
(0x3FE6) must also be 0 to ensure that PF[3] is never an output.
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
1
1
R e se rve d S et
To 0
S P O R T 0 E n ab le
0 = D isa b le
1 = E n ab le
D M (0x3F F F )
RES ERVE D
S ET T O 0
S P O R T 1 E n ab le
0 = D isa b le
1 = E n ab le
S P O R T 1 C o nfigu re
0 = F I, F O , IR Q 0, IR Q 1, S C L K
1= S P O R T 1
P W A IT
P ro g ram M em o ry
W ait S tates
D is ab le B M S
0 = E n ab le B M S
1 = D isa b le B M S , exc ep t w h en
m e m o ry stro be s are th ree-stated
Figure 8. System Control Register
Table 6. ADSP-21mod980N Mode of Operation
MODE C
MODE B
MODE A
Booting Method
1
0
1
IDMA feature is used to load internal memory as desired. Program execution is held off until internal
program memory location 0x0000 is written to. Chip is configured in Slave Mode.1 IACK requires
external pulldown.2
1
Considered standard operating settings. These configurations simplify your design and improve memory management.
2
IDMA timing details and the correct usage of IACK are described in the ADSP-2100 Family User’s Manual.
SLAVE MODE
INTERNAL MEMORY DMA PORT (IDMA PORT)
This section describes the Slave Mode memory configuration of the Modem Processors.
The IDMA Port provides an efficient way for a host system
and the ADSP-21mod980N to communicate. The port is
used to access the on-chip program memory and data memory of each modem processor with only one processor cycle
per word overhead. The IDMA port cannot be used, how-
12
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
ever, to write to the processor’s memory-mapped control
registers. A typical IDMA transfer process is described as
follows:
1.
Host starts IDMA transfer
2.
Host uses IS and IAL control lines to latch either the
DMA starting address (IDMAA) or the PM/DM
OVLAY selection into the processor’s IDMA control
registers.
specifies an on-chip memory location, the destination type
specifies whether it is a DM or PM access. The falling edge
of the address latch signal latches this value into the
IDMAA register.
Once the address is stored, data can then be either read
from, or written to, the ADSP-21mod980N’s on-chip
memory. Asserting the select line (IS) and the appropriate
read or write line (IRD and IWR respectively) signals the
ADSP-21mod980N that a particular transaction is
required. In either case, there is a one-processor-cycle delay
for synchronization. The memory access consumes one
additional processor cycle.
If IAD [15] = 1, the value of IAD [7:0] represents the
IDMA overlay: IAD[14:8] must be set to 0.
If IAD [15] = 0, the value of IAD [13:0] represents the
starting address of internal memory to be accessed and
IAD [14] reflects PM or DM for access.
1.
Host uses IS and IRD (or IWR) to read (or write) processor internal memory (PM or DM).
2.
Host ends IDMA transfer.
Once an access has occurred, the latched address is automatically incremented, and another access can occur.
Through the IDMAA register, the processor can also specify the starting address and data format for DMA operation.
Asserting the IDMA port select (IS) and address latch
enable (IAL) directs the ADSP-21mod980N to write the
address onto the IAD [14:0] bus into the IDMA Control
Register. If IAD [15] is set to 0, IDMA latches the address.
If IAD [15] is set to 1, IDMA latches OVLAY memory. The
IDMAA register is memory mapped at address DM
(0x3FE0). Note that the latched address (IDMAA) or overlay register cannot be read back by the host. The IDMA
OVERLAY register is memory mapped at address
DM(0x3FE7). See Figure on page 13 for more information on IDMA memory mapping. When bit 14 in 0x3FE7
is set to 1, then timing in Figure on page 35 applies for
short reads. When bit 14 in 0x3FE7 is set to zero short
reads use the timing shown in Figure on page 34.
The IDMA port has a 16-bit multiplexed address and data
bus and supports 24-bit program memory. The IDMA port
is completely asynchronous and can be written to, while the
ADSP-21mod980N is operating at full speed.
The processor memory address is latched and then automatically incremented after each IDMA transaction. An
external device can therefore access a block of sequentially
addressed memory by specifying only the starting address of
the block. This increases throughput as the address does
not have to be sent for each memory access.
IDMA Port access occurs in two phases. The first is the
IDMA Address Latch cycle. When the acknowledge is
asserted, a 14-bit address and 1-bit destination type can be
driven onto the bus by an external device. The address
IDM A O V ER LA Y
15
14
13
12
11
10
0
0
0
0
0
0
9
0
8
7
6
5
4
0
0
0
0
0
RESE RVE D
SET TO 0
3
2
0
0
1
0
0
0
DM (0x3FE7)
ID PM O VLAY
ID DM O VLAY
Short R ead O nly
En able
1 = Enable
0 = D isable
RESE RVE D
ALW A YS SET
TO 0
IDM A CO NTR O L (U=U ND EF IN ED AT R ESE T)
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
RESE RVE D
ALW A YS SET
TO 0
IDM AD
Destination m em ory type:
0=PM
1=DM
DM (0x3FE0)
IDM AA
ADDR ESS
Figure 9. IDMA Control/OVLAY Registers
REV. PrB 6/2001
13
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
A LW A Y S
A C CE S S IB LE
A T A D DR E S S
0x0000 - 0x 1F F F
A LW A Y S
A C CE S S IB LE
A T A D DR E S S
0x2000 - 0x 3F F F
0x20 00 - 0x 3F F F
0x0000 - 0x 1F F F
0x2000 - 0x 3F F F
A C CE S S IB LE W H E N
P M O V LA Y = 0
0x2000 - 0x 3F F F
0x2000 - 0x 3F F F
A C CE S S IB LE W H E N
P M O V LA Y = 4
A C CE S S IB LE W H E N
P M O V LA Y = 5
A C CE S S IB LE W H E N
P M O V LA Y = 6
A C CE S S IB LE W H E N
P M O V LA Y = 7
0x2000 - 0x 3F F F
0x0000 - 0x 1F F F
A C CE S S IB LE W H E N
DM O V LA Y = 0
0x0000 - 0x 1F F F
A C CE S S IB LE W H E N
DM O V LA Y = 4
0x00 00 - 0x 1F F F
A C CE S S IB LE W H E N
DM O V LA Y = 5
A C CE S S IB LE W H E N
DM O V LA Y = 6
0x0000 - 0x 1F F F
0x0000 - 0x 1F F F
A C CE S S IB LE W H E N
DM O V LA Y = 7
A C CE S S IB LE W H E N
DM O V LA Y = 8
Figure 10. Direct Memory Access - PM and DM Memory Maps
14
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
For current information contact Analog Devices at (800) ANALOGD
ADSP-21mod980N
IDMA PORT BOOTING
The ADSP-21mod980N boots programs through its Internal DMA port.When Mode C = 1, Mode B = 0, and Mode
A = 1, the ADSP-21mod980N boots from the IDMA port.
IDMA feature can load as much on-chip memory as
desired. Program execution is held off until on-chip program memory location 0 is written to.
FLAG I/O PINS
Each modem processor has eight general purpose programmable input/output flag pins. They are controlled by two
memory mapped registers. The PFTYPE register determines the direction, 1 = output and 0 = input. The
PFDATA register is used to read and write the values on the
pins. Data being read from a pin configured as an input is
synchronized to the ADSP-21mod980N’s clock. Bits that
are programmed as outputs will read the value being output. The PF pins default to input during RESET.
Note: Pins PF0, PF1, and PF2 are also used for device configuration during RESET. Since they are multiplexed
within the ADSP-21mod980N, PF[2:0] should be configured as an output for only one processor at a time.
REV. PrB 6/2001
15
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
DESIGNING AN EZ-ICE-COMPATIBLE SYSTEM
The ADSP-21mod980N has on-chip emulation support
and an ICE-Port, a special set of pins that interface to the
EZ-ICE. These features allow in-circuit emulation without
replacing the target system processor by using only a 14-pin
connection from the target system to the EZ-ICE. Target
systems must have a 14-pin connector to accept the
EZ-ICE’s in-circuit probe, a 14-pin plug.
The EZ-ICE can emulate only one modem processor at a
time. You must include hardware to select which processor
in the ADSP-21mod980N you want to emulate. Figure on
page 16 is a functional representation of the modem processor selection hardware. You can use one ICE-Port
connector with two ADSP-21mod980N processors without
using additional buffers.
A D S P-2 1 M O D 9 8 0 N
ELOUT
E BR
E BG
E INT
E L IN
E CL K
EMS
E RE S E T
G ND
BG
1
2
3
4
E BG
BR
E BR
E NT
5
6
7
8
9
10
11
12
13
14
KE Y
BG 0
BR 0
RE S E T 0
EE0
BG 1
BR 1
RE S E T 1
EE1
E L IN
ELOUT
E CL K
EE
EMS
RE S E T
E RE S E T
BG 2
BR 2
RE S E T 2
EE2
BG 3
BR 3
RE S E T 3
EE3
BG 4
BR 4
RE S E T 4
EE4
BG 5
BR 5
RE S E T 5
EE5
BG 6
BR 6
RE S E T 6
EE6
BG 7
BR 7
RE S E T 7
EE7
Figure 11. Selecting a Modem Processor in the ADSP-21mod980N
Issuing the “chip reset” command during emulation causes
the modem processor to perform a full chip reset, including
a reset of its memory mode. Therefore, it is vital that the
16
mode pins are set correctly PRIOR to issuing a chip reset
command from the emulator user interface. As the mode
pins share functionality with PF[2:0] on the
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
ADSP-21mod980N, it may be necessary to reset the target
hardware separately to insure the proper mode selection
state on emulator chip reset. See the ADSP-2100 Family
EZ-Tools data sheet for complete information on ICE
products.
Pin spacing should be 0.1 ⴛ 0.1 inches. The pin strip
header must have at least 0.15 inch clearance on all sides to
accept the EZ-ICE probe plug.
1
The ICE-Port interface consists of the following
ADSP-21mod980N pins:
2
BG
GND
EBG
EBR
EINT
3
4
BR
5
6
EBR
EE
EBG
KEY (N O PIN)
ECLK
EINT
7
8
9
10
11
12
∞
ELIN
ELOUT
ERESET
ELIN
ECLK
EMS
EE
EMS
13
14
ERESET
RESET
ELOUT
These ADSP-21mod980N pins must be connected only to
the EZ-ICE connector in the target system. These pins have
no function except during emulation, and do not require
pull-up or pull-down resistors. The traces for these signals
between the ADSP-21mod980N and the connector must
be kept as short as possible—no longer than 3 inches.
Pin strip headers are available from vendors such as 3M,
McKenzie, and Samtec.
The following pins are also used by the EZ-ICE:
TARGET MEMORY INTERFACE
•
BR
•
BG
•
RESET
For your target system to be compatible with the EZ-ICE
emulator, it must comply with the memory interface guidelines listed below.
•
GND
The EZ-ICE uses the EE (emulator enable) signal to take
control of the ADSP-21mod980N in the target system.
This causes the processor to use its ERESET, EBR, and
EBG pins instead of the RESET, BR, and BG pins. The BG
output is three-stated. These signals do not need to be
jumper-isolated in your system.
TO P VIEW
Figure 12. Target Board Connector for EZ-ICE
TARGET SYSTEM INTERFACE SIGNALS
When the EZ-ICE board is installed, the performance on
some system signals change. Design your system to be compatible with the following system interface signal changes
introduced by the EZ-ICE board:
•
The EZ-ICE connects to your target system via a ribbon
cable and a 14-pin female plug. The female plug is plugged
onto the 14-pin connector (a pin strip header) on the target
board.
EZ-ICE emulation introduces an 8 ns propagation
delay between your target circuitry and the processor
on the RESET signal.
•
EZ-ICE emulation introduces an 8 ns propagation
delay between your target circuitry and the processor
on the BR signal.
TARGET BOARD CONNECTOR FOR EZ-ICE PROBE
•
EZ-ICE emulation ignores RESET and BR when
single-stepping.
•
EZ-ICE emulation ignores RESET and BR when in
Emulator Space (processor halted).
•
EZ-ICE emulation ignores the state of target BR in certain modes. As a result, the target system may take
control of the processor’s external memory bus only if
bus grant (BG) is asserted by the EZ-ICE board’s
processor.
The EZ-ICE connector (a standard pin strip header) is
shown in Figure on page 17. You must add this connector
to your target board design if you intend to use the EZ-ICE.
Be sure to allow enough room in your system to fit the
EZ-ICE probe onto the 14-pin connector.
The 14-pin, 2-row pin strip header is keyed at the Pin 7
location—you must remove Pin 7 from the header. The pins
must be 0.025 inch square and at least 0.20 inch in length.
REV. PrB 6/2001
17
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
ELECTRICAL SPECIFICATIONS
RECOMMENDED OPERATING CONDITIONS
Parameter
Description
Min
Max
Unit
VDDEXT
External supply
2.98
3.63
V
VDDINT
Internal supply
1.81
2.0
V
VINPUT
Input Voltage
VIL= –0.3
VIH= +3.6
V
TAMB
Ambient temperature
0
+70
°C
ELECTRICAL CHARACTERISTICS
Parameter
Test Conditions
Min
Typ
Max
VIH, Hi-Level Input Voltage1, 2
@ VDDINT = max
1.5
V
VIH, Hi-Level CLKIN Voltage
@ VDDINT = max
2.0
V
VIL, Lo-Level Input Voltage1, 3
@ VDDINT = min
VOH, Hi-Level Output Voltage1, 4, 5
@ VDDEXT = min
IOH = –0.5 mA
2.4
V
@ VDDEXT = min
IOH = –100 µA6
VDDEXT
-0.3
V
0.7
Unit
V
VOL, Lo-Level Output Voltage1, 4, 5
@ VDDEXT = min
IOL = 2 mA
0.4
V
IIH, Hi-Level Input Leakage Current3
@ VDDINT = max
VIN = 3.6V
10
␮A
IIL, Lo-Level Input Leakage Current3
@ VDDINT = max
VIN = 0 V
10
␮A
IOZH, Three-State Leakage Current7
@ VDDEXT = max
VIN = 3.6V8
10
␮A
IOZL, Three-State Leakage Current7
@ VDDEXT = max
VIN = 0 V8
10
␮A
18
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
For current information contact Analog Devices at (800) ANALOGD
ADSP-21mod980N
ELECTRICAL CHARACTERISTICS (CONTINUED)
Parameter
Test Conditions
IDD, Supply Current (Idle)
@ VDDINT = 1.9V
tCK = 12.5 ns
50
mA
IDD, Supply Current (Dynamic)
@ VDDINT = 1.9V
tCK = 12.5 ns9
TAMB = +25°C
200
mA
IDD, Supply Current (Powerdown)10
Lowest power mode
800
µA
CI, Input Pin Capacitance
@ VIN = 2.5 V, fIN = 1.0 MHz,
TAMB = +25°C
8
pF
RESET, BR, IS, TFS0, PF[7:4]
CI, Input Pin Capacitance
IWR, IRD, IAL, DR0, RFS0, SCLK0, IAD [15:0]
@ VIN = 2.5 V, fIN = 1.0 MHz,
TAMB = +25°C
32
pF
CI, Input Pin Capacitance
@ VIN = 2.5 V, fIN = 1.0 MHz,
TAMB = +25°C
64
pF
@ VIN = 2.5 V, fIN = 1.0 MHz,
TAMB= +25°C
8
pF
BG, CLKOUT, TFS0, PF[7:4], DT1
CO, Output Pin Capacitance1, 6, 7, 9, 10
IAD [15:0], DT0, IACK, RFS0, SCLK0
@ VIN = 2.5 V, fIN = 1.0 MHz,
TAMB= +25°C
32
pF
CO, Output Pin Capacitance1, 6, 7, 9, 10
@ VIN = 2.5 V, fIN = 1.0 MHz,
TAMB= +25°C
64
pF
TFS1, PF[2:0], CLKIN, DR1, RFS1, SCLK1
CO, Output Pin Capacitance1, 6, 7, 10, 11
SCLK1, TFS1, PF[2:0], DATA [23:8], A0, RFS1
Min
Typ
Max
Unit
1
Bidirectional pins: RFS0, RFS1, SCLK0, SCLK1, TFS0, TFS1, IAD [15:0], PF[2:0], PF[7:4].
2
Input only pins: RESET, BR, DR0, DR1, IS, IAL,IRD, IWR.
3
Input only pins: CLKIN, RESET, BR, DR0, DR1.
4
Output pins: BG, A0, DT0, DT1, CLKOUT, IACK.
5
Although specified for TTL outputs, all ADSP-21mod980N outputs are CMOS-compatible and will drive to VDDEXT and GND, assuming no DC
loads.
6
Guaranteed but not tested.
7
Three-statable pins: DT0, DT1, SCLK0, SCLK1, TFS0, TFS1, RFS0, RSF1, IAD[15:0].
8
0 Volts on BR.
9
Vin = 0V and 3V. For typical supply current figures refer to “Power Dissipation” section.
10
See the ADSP-2100 Family User’s Manual for details.
11
Output pin capacitance is the capacitive load for any three-stated output pin
REV. PrB 6/2001
19
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
ABSOLUTE MAXIMUM RATINGS
Parameter
Description
Min.
Max
Unit
VDDINT
Internal Supply Voltage
–0.3
+2.5
V
VDDEXT
External Supply Voltage
–0.3
+4.6
V
Input Voltage1
–0.5
+4.6
V
Output Voltage Swing2
–0.5
VDDEXT + 0.5
V
Storage Temperature Range
–65 °C
+150 °C
°C
1
Applies to bidirectional pins (D0:D23, RFS0, RFS1, SCLK0, SCLK1, TFS0, TFS1, A1:A13, PF0:PF7) and input only pins (CLKIN, RESET, BR,
DR0, DR1).
2
Applies to output pins (BG, PWDACK, A0, DT0, DT1, CLKOUT).
ESD SENSITIVITY
CAUTION: ESD (electrostatic discharge) sensitive device. Electrostatic charges as high
as 4000V readily accumulate on the human body and test equipment and can discharge
without detection. Although the device features proprietary ESD protection circuitry,
permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.
20
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
For current information contact Analog Devices at (800) ANALOGD
POWER DISSIPATION
ADSP-21mod980N
Assumptions:
Assumptions:
•
External data memory is accessed every fourth cycle
with 50% of the address pins switching.
•
External data memory writes occur every fourth cycle
with 50% of the data pins switching.
•
Each address and data pin has a 64 pF total load at the
pin.
f = output switching frequency
•
Application operates at VDDEXT = 3.3 V and tCK = 30 ns.
Example:
Total Power Dissipation = PINT + (C ⴛVDDEXT2 ⴛ f)
In an application where an external host is accessing internal memory and no other outputs are active, power
dissipation is calculated as follows:
P INT= internal power dissipation from Figure 15
To determine total power dissipation in a specific application, the following equation should be applied for each
output:
C ⴛ VDD2 ⴛ f
C = load capacitance
(C ⴛ VDDEXT2 ⴛ f) is calculated for each output, as in the
example in Table 7.
Table 7. Example Power Dissipation Calculation
Parameters
# of Pins
× C (pF)
× VDDEXT2 (V)
× f (MHz)
PD (mW)
Address
8
64
3.32
18.8
104.8
Data Output, WR
9
64
3.32
18.8
117.9
222.7
Total power dissipation for this example is:
PD = PINT + 222.7 mW
REV. PrB 6/2001
21
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
ENVIRONMENTAL CONDITIONS
M O D 9 80 N C o r e P O W E R , ID L E
Table 8. Thermal Resistance
12 0
11 0
108m W
Rating
Description1
10 0
96m W
V D D = 2 .0 v
Symbol
PBGA
Thermal Resistance
(Case-toAmbient)
θCA
23ºC
/W
Thermal Resistance
(Junction-toAmbient)
θJA
28.2ºC
/W
Thermal Resistance
(Junction-toCase)
θJC
5.2ºC
/W
90
V D D = 1 .9 v
84m W
84m W
80
76m W
70
V D D = 1 .8 v
68m W
60
50
55
60
65
70
75
80
85
1/t C K - M H z
M O D 9 8 0N C o r e P O W E R , D Y N A M I C
47 5
1
440m W
42 5
375m W
V D D = 2 .0 V
37 5
Where the Ambient Temperature Rating (TAMB) is:
TAMB = TCASE – (PD × θCA)
TCASE = Case Temperature in °C
PD = Power Dissipation in W
336m W
336m W
32 5
V D D = 1 .9 V
V D D = 1 .8 V
287m W
27 5
256m W
22 5
17 5
55
60
65
70
75
80
85
1/tC K - M H z
Figure 13. Power vs. Frequency
22
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
For current information contact Analog Devices at (800) ANALOGD
TEST CONDITIONS
ADSP-21mod980N
Output Disable Time
IN PU T
Output pins are considered to be disabled when they have
stopped driving and started a transition from the measured
output high or low voltage to a high impedance state. The
output disable time (tDIS) is the difference of tMEASURED and
tDECAY, as shown in Figure 16. The time is the interval from
when a reference signal reaches a high or low voltage level
to when the output voltages have changed by 0.5 V from the
measured output high or low voltage.
1.5V
2.0V
1.5V
0.8V
O UT P UT
Figure 14. Voltage Reference Levels for AC
Measurements (Except Output Enable/Disable)
The decay time, tDECAY, is dependent on the capacitive load,
CL, and the current load, iL, on the output pin. It can be
approximated by the following equation:
C L × 0.5V
t DECAY = ------------------------iL
IO L
from which
t DIS = tMEASURED – tDECAY
TO
O UT P UT
P IN
1.5V
is calculated. If multiple pins (such as the data bus) are disabled, the measurement value is that of the last pin to stop
driving.
50p F
Output Enable Time
IO H
Figure 15. Equivalent Loading for AC Measurements
(Including All Fixtures)
RE F E RE NC E
S IG N AL
t M E A S UR E D
tE N A
VOH
t DIS
Output pins are considered to be enabled when they have
made a transition from a high-impedance state to when they
start driving. The output enable time (tENA) is the interval
from when a reference signal reaches a high or low voltage
level to when the output has reached a specified high or low
trip point, as shown in Figure 16. If multiple pins (such as
the data bus) are enabled, the measurement value is that of
the first pin to start driving.
V OH
(M E A SU R E D)
(M E A SU R E D)
V O H (M E A SU RE D ) - 0.5V
2.0V
V O L (M E A SU RE D ) +0.5V
1.0V
O UT P UT
V OL
V OL
t DE CA Y
(M E A SU R E D)
O UT P UT S TO P S
DR IV ING
(M E A SU R E D)
O UT P UT S TA RT S
DR IV ING
HIG H-IM P E DAN CE S T AT E . T ES T CO ND IT IO N S CAU S E
T HIS V O LT AGE L EV E L T O B E AP P RO XIM AT E LY 1.5V.
Figure 16. Output Enable/Disable
REV. PrB 6/2001
23
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
TIMING SPECIFICATIONS
30
T = 85ⴗC
V D D = 0V T O 2.0V
25
RIS E TIM E (0.4V - 2.4V ) - ns
This section contains timing information for the DSP’s
external signals.
General Notes
Use the exact timing information given. Do not attempt to
derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful
results for an individual device, the values given in this data
sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add up parameters to
derive longer times.
Switching characteristics specify how the processor changes
its signals. You have no control over this timing—circuitry
external to the processor must be designed for compatibility
with these signal characteristics. Switching characteristics
tell you what the processor will do in a given circumstance.
You can also use switching characteristics to ensure that any
timing requirement of a device connected to the processor
(such as memory) is satisfied.
Timing requirements apply to signals that are controlled by
circuitry external to the processor, such as the data input for
a read operation. Timing requirements guarantee that the
processor operates correctly with other devices.
Frequency Dependency For Timing Specifications
tCK is defined as 0.5 tCKI. The ADSP-21mod980N uses an
input clock with a frequency equal to half the instruction
rate. For example, a 40 MHz input clock (which is equivalent to 25 ns) yields a 12.5 ns processor cycle (equivalent to
80 MHz). tCK values within the range of 0.5 tCKI period
should be substituted for all relevant timing parameters to
obtain the specification value.
15
10
5
0
50
0
100
150
200
250
300
CL - pF
Figure 17. Typical Output Rise Time vs.Load Capacitance
(at Maximum Ambient Operating Temperature)
18
16
V AL ID O UTP UT D EL AY O R H O LD - n s
Timing Notes
20
14
12
10
8
6
4
2
N OM IN AL
-2
-4
-6
0
50
100
150
200
250
CL - pF
Figure 18. Typical Output Valid Delay or Hold vs.Load
Capacitance, CL (at Maximum Ambient Operating
Temperature)
Example: tCKH = 0.5 tCK – 2 ns = 0.5 (12.5 ns) – 2 ns = 4.25
ns
Output Drive Currents
Figure 14 shows typical I-V characteristics for the output
drivers on the ADSP-21mod980N. The curves represent
the current drive capability of the output drivers as a function of output voltage
Capacitive Loading
Figure 16 and Figure 17 show the capacitive loading characteristics of the ADSP-21mod980N.
24
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
For current information contact Analog Devices at (800) ANALOGD
ADSP-21mod980N
Clock and Reset Signals
Table 9. Clock and Reset Signals
Parameter
Description
Min.
Max
Unit
40.0
ns
Clock signals (Timing Requirements):
tCKI
CLKIN Period
25.0
tCKIL
CLKIN Width Low
8
ns
tCKIH
CLKIN Width High
8
ns
tCKRISE
CLKIN rise time1
4
ns
tCKFALL
CLKIN fall time
4
ns
Clock signals (Switching Characteristics)2:
tCKL
CLKOUT Width Low
0.5tCK - 3
ns
tCKH
CLKOUT Width High
0.5tCK - 3
ns
tCKOH
CLKIN High to CLKOUT High
0
8
ns
Control Signals (Timing Requirements):
tRSP
RESET Width Low
5tCK3
ns
tMS
Mode Setup Before RESET High
4
ns
tMH
Mode Hold After RESET High
5
ns
1
tCKRISE and tCKFALL are specified between the 10% and 90% points on the signal edge.
2
If it is not needed by the application, CLKOUT should be disabled to reduce noise (DM(0x3FF3) bit 14).
3
Applies after power-up sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles assuming stable CLKIN (not including
crystal oscillator start-up time).
REV. PrB 6/2001
25
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
tCK I
tC KI H
CL K IN
tC K I L
tCK O H
tC KH
CL K O U T
tC K L
PF (2 :0 )*
tMS
tM H
RE S E T
*PF 2 is M o d e C , PF 1 i s M o d e B , PF 0 is M o d e A
Figure 19. Clock and Reset Signals
26
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
For current information contact Analog Devices at (800) ANALOGD
ADSP-21mod980N
Interrupts and Flags
Table 10. Interrupts and Flags
Parameter
Description
Min.
Max
Unit
Timing Requirements:
tIFS
IRQx, FI, or PFx Setup before CLKOUT Low1, 2, 3, 4
0.25tCK + 10
ns
tIFH
IRQx, FI, or PFx Hold after CLKOUT High1, 2, 3, 4
0.25tCK
ns
0.5tCK - 5
ns
Switching Characteristics:
tFOH
Flag Output Hold after CLKOUT Low5
tFOD
Flag Output Delay from CLKOUT Low5
0.5tCK + 4
ns
1
If IRQx and FI inputs meet tIFS and tIFH setup/hold requirements, they will be recognized during the current clock cycle; otherwise the signals will be
recognized on the following cycle. (Refer to Interrupt Controller Operation in the Program Control chapter of the ADSP-2100 Family User’s Manual for
further information on interrupt servicing.)
2
Edge-sensitive interrupts require pulse widths greater than 10 ns; level-sensitive interrupts must be held low until serviced.
3
IRQx = IRQ0, IRQ1, IRQ2, IRQL0, IRQL1, IRQE.
4
PFx = PF0, PF1, PF2, PF4, PF5, PF6, PF7.
5
Flag Outputs = PFx, Flag_out4.
CLKOU T
tIF H
IR Q x
FI
PF x
t IF S
Figure 20. Interrupts and Flags
REV. PrB 6/2001
27
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
Serial Ports
Table 11. Serial Ports
Parameter
Description
Min.
Max
Unit
Timing Requirements:
tSCK
SCLK Period
30
ns
tSCS
DR/TFS/RFS Setup before SCLK Low
4
ns
tSCH
DR/TFS/RFS Hold after SCLK Low
7
ns
tSCP
SCLKIN Width
12
ns
Switching Characteristics:
tCC
CLKOUT High to SCLKOUT
0.25tCK
tSCDE
SCLK High to DT Enable
0
tSCDV
SCLK High to DT Valid
tRH
TFS/RFSOUT Hold after SCLK High
tRD
TFS/RFSOUT Delay from SCLK High
tSCDH
DT Hold after SCLK High
0
ns
tTDE
TFS (Alt) to DT Enable
0
ns
tTDV
TFS (Alt) to DT Valid
12
ns
tSCDD
SCLK High to DT Disable
12
ns
tRDV
RFS (Multichannel, Frame Delay Zero to DT Valid
12
ns
28
0.25tCK + 6
ns
ns
12
0
ns
ns
12
ns
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
For current information contact Analog Devices at (800) ANALOGD
CL K O U T
tC C
tC C
ADSP-21mod980N
tS CK
S CL K
tS C P
tS C S
tS C P
tS CH
DR
TF S IN
RFS IN
tR D
tR H
RFS O U T
TFS OU T
tS CD D
tS C D V
tS CD H
tS C DE
DT
tT DE
tT D V
TFSOU T
ALTERN ATE
FR A M E M O D E
tR DV
RF S O UT
M U L T IC H A N N E L
MODE,
FRAM E DE LAY 0
(M F D = 0 )
tT D E
tT D V
T F S IN
ALTERN ATE
FR A M E M O D E
tR DV
RF S IN
M U L T IC H A N N E L
MODE,
FRAM E DE LAY 0
(M F D = 0 )
Figure 21. Serial Ports
REV. PrB 6/2001
29
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
IDMA Address Latch
Table 12. IDMA Address Latch
Parameter
Description
Min.
Max
Unit
Timing Requirements:
tIALP
Duration of Address Latch1, 2, 3
10
ns
tIASU
IAD[15:0] Address Setup before Address Latch End2, 3
5
ns
tIAH
IAD[15:0] Address Hold after Address Latch End2, 3
3
ns
tIKA
IACK Low before Start of Address Latch2, 3, 4
0
ns
tIALS
Start of Write or Read after Address Latch End2, 3, 4
3
ns
tIALD
Address Latch Start after Address Latch End1, 2, 3
2
ns
1
Start of Address Latch = IS Low and IAL High.
2
End of Address Latch = IS High or IAL Low.
3
For IDMA, please refer to the ADSP-2100 Family User’s Manual.
4
Start of Write or Read = IS Low and IWR Low or IRD Low.
IA C K
t IK A
tIA L D
IA L
t IA L P
t IA L P
IS
IA D 1 5 -0
t IA S U
t IA H
tIA S U
t IA H
t IA L S
IRD OR
IWR
Figure 22. IDMA Address Latch
30
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
For current information contact Analog Devices at (800) ANALOGD
ADSP-21mod980N
IDMA Write, Short Write Cycle
Table 13. IDMA Write, Short Write Cycle
Parameter
Description
Min.
Max
Unit
Timing Requirements:
tIKW
IACK Low before Start of Write1, 2
0
ns
tIWP
Duration of Write1, 2, 3
10
ns
tIDSU
IAD[15:0] Data Setup before End of Write2, 3, 4, 5
3
ns
tIDH
IAD[15:0] Data Hold after End of Write2, 3, 4, 5
2
ns
Switching Characteristics:
tIKHW
Start of Write to IACK High
10
1
Start of Write = IS Low and IWR Low.
2
For IDMA, please refer to the ADSP-2100 Family User’s Manual.
3
End of Write = IS High or IWR High.
4
If Write Pulse ends before IACK Low, use specifications tIDSU, tIDH.
5
If Write Pulse ends after IACK Low, use specifications tIKSU, tIKH.
ns
t IK W
IA C K
t IK H W
IS
t IW P
IW R
t ID H
t ID SU
IA D 15-0
DA T A
Figure 23. IDMA Write, Short Write Cycle
REV. PrB 6/2001
31
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
IDMA Write, Long Write Cycle
Table 14. IDMA Write, Long Write Cycle
Parameter
Description
Min.
Max
Unit
Timing Requirements
tIKW
IACK Low before Start of Write1
0
ns
tIKSU
IAD[15:0] Data Setup before End of Write2, 3, 4
0.5tCK + 5
ns
tIKH
IAD[15:0] Data Hold after End of Write2, 3, 4
0
ns
1.5tCK
ns
Switching Characteristics:
tIKLW
Start of Write to IACK Low4
tIKHW
Start of Write to IACK High
10
ns
1
Start of Write = IS Low and IWR Low.
2
If Write Pulse ends before IACK Low, use specifications tIDSU, tIDH.
3
If Write Pulse ends after IACK Low, use specifications tIKSU, tIKH.
4
This is the earliest time for IACK Low from Start of Write. For IDMA Write cycle relationships, please refer to the ADSP-2100 Family User’s Manual.
t IK W
IA C K
t IK H W
t IK LW
IS
IW R
t IK S U
IAD 15-0
t IK H
DA T A
Figure 24. IDMA Write, Long Write Cycle
32
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
IDMA Read, Long Read Cycle
Table 15. IDMA Read, Long Read Cycle
Parameter
Description
Min.
Max
Unit
Timing Requirements:
tIKR
IACK Low before Start of Read1, 2
0
ns
tIRK
End of Read after IACK Low2, 3
2
ns
Switching Characteristics:
tIKHR
IACK High after Start of Read1, 2
tIKDS
IAD[15:0 Data Setup before IACK Low2
0.5tCK - 2
ns
tIKDH
IAD[15:0] Data Hold after End of Read2, 3
0
ns
tIKDD
IAD[15:0] Data Disabled after End of Read2, 3
tIRDE
IAD[15:0] Previous Data Enabled after Start of Read2
tIRDV
IAD[15:0] Previous Data Valid after Start of Read2
tIRDH1
IAD[15:0] Previous Data Hold after Start of Read
(DM/PM1)2, 4
2tCK - 5
ns
tIRDH2
IAD[15:0] Previous Data Hold after Start of Read (PM2)2, 5
tCK - 5
ns
1
Start of Read = IS Low and IRD Low.
2
For IDMA, please refer to the ADSP-2100 Family User’s Manual.
3
End of Read = IS High or IRD High.
4
DM read or first half of PM read.
5
Second half of PM read.
10
10
0
ns
ns
ns
10
ns
IA C K
t IK H R
t IK R
IS
t IR K
IR D
t IK D S
t IR D E
P RE V IO US
DA T A
IA D 15-0
t IK D H
RE A D
DA T A
t IR D V
t IK D D
t IR D H
Figure 25. IDMA Read, Long Read Cycle
REV. PrB 6/2001
33
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
IDMA Read, Short Read Cycle
Table 16. IDMA Read, Short Read Cycle1
Parameter
Description
Min.
Max
Unit
Timing Requirements:
tIKR
IACK Low before Start of Read2
0
ns
tIRP
Duration of Read
10
ns
Switching Characteristics:
tIKHR
IACK High after Start of Read2, 3
tIKDH
IAD[15:0] Data Hold after End of Read3, 4
tIKDD
IAD[15:0] Data Disabled after End of Read3, 4
tIRDE
IAD[15:0] Previous Data Enabled after Start of Read3
tIRDV
IAD[15:0] Previous Data Valid after Start of Read3
tIRDH1
IAD[15:0] Previous Data Hold after Start of Read
(DM/PM1)3,5
2tCK - 5
ns
tIRDH2
IAD[15:0] Previous Data Hold after Start of Read (PM2)3, 6
tCK - 5
ns
10
0
ns
10
1
Timing applies to ADSP-21mod980N when Short Read Only mode is disabled. See Table on page 35.
2
Start of Read = IS Low and IRD Low.
3
For IDMA, please refer to the ADSP-2100 Family User’s Manual.
4
End of Read = IS High or IRD High.
5
DM read or first half of PM read.
6
Second half of PM read.
ns
0
ns
ns
10
ns
IACK
tIKHR
tIKR
IS
IR D
tIRDE
Previous Data
IAD[15:0]
New Read Data
tIRDV
Figure 26. IDMA Read, Short Read Cycle
34
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
For current information contact Analog Devices at (800) ANALOGD
ADSP-21mod980N
IDMA Read - Short Read Cycle in Short Read Only Mode
Table 17. IDMA Read - Short Read Cycle in Short Read Only Mode1
Parameter
Description
Min.
Max
Unit
Timing Requirements:
tIKR
IACK Low before Start of Read2, 4
0
ns
tIRP
Duration of Read after IACK Low3, 4
10
ns
Switching Characteristics:
tIKHR
IACK High after Start of Read2, 4
tIKDH
IAD[15:0] Previous Data Hold after End of Read3, 4
tIKDD
IAD[15:0] Previous Data Disabled after End of Read3, 4
tIRDE
IAD[15:0] Previous Data Enabled after Start of Read4
tIRDV
IAD[15:0] Previous Data Valid after Start of Read4
10
0
ns
ns
10
0
ns
ns
10
ns
1
Short Read Only is enabled by setting Bit 14 of the IDMA Overlay Register to 1 (0x3FE7). Short Read Only can be enabled by the processor core writing
to the register or by an external host writing to the register. Disabled by default.
2
Start of Read = IS Low and IRD Low. Previous data remains until end of read.
3
End of Read = IS High or IRD High.
4
For IDMA, please refer to the ADSP-2100 Family User’s Manual.
IACK
tIKHR
tIKR
IS
IR D
tIKDH
tIRDE
IAD[15:0]
Previous Data
tRDV
tIKDD
Figure 27. IDMA Read, Short Read Only Mode
REV. PrB 6/2001
35
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
352-BALL PBGA
PACKAGE PINOUT
A physical layout of all signals is shown in the
following tables. Figure on
page 40 shows the signals
on the left side of the device
when viewed from the top.
Figure on page 41 shows
the signals on the right side
of the device when viewed
from the top. The pin number for each signal is listed
in Table on page 36.
Table 18. Pinout by
Signal Name
Signal Name
Pin
A0
A2
BG_1
F3
BG_2
D14
BG_3
F25
BG_4
AC5
BG_5
R25
BG_6
R4
BG_7
AD15
BG_8
AD25
BR_1
G4
BR_2
B13
BR_3
G25
BR_4
AC9
BR_5
N24
BR_6
U4
BR_7
AE15
BR_8
AE26
CLKIN
E3
CLKOUT_1
G1
CLKOUT_2
A10
36
For current information contact Analog Devices at (800) ANALOGD
Table 18. Pinout by
Signal Name (Continued)
Table 18. Pinout by
Signal Name (Continued)
Table 18. Pinout by
Signal Name (Continued)
Signal Name
Pin
Signal Name
Pin
Signal Name
Pin
CLKOUT_3
C20
DT1_4
AF2
GND
H2
CLKOUT_4
AC1
DT1_5
T25
GND
H3
CLKOUT_5
L24
DT1_6
U3
GND
H4
CLKOUT_6
P4
DT1_7
AD13
GND
H23
CLKOUT_7
AD10
DT1_8
AE20
GND
H24
CLKOUT_8
AF15
EBG
F26
GND
H25
D08
F23
EBR
G26
GND
H26
D09
E25
ECLK
J23
GND
N1
D10
E24
EE_1
M4
GND
N2
D11
D26
EE_2
C13
GND
N3
D12
D25
EE_3
G23
GND
N4
D13
D24
EE_4
AE9
GND
R23
D14
C26
EE_5
T26
GND
R24
D15
C25
EE_6
Y2
GND
T3
D16
B26
EE_7
AC13
GND
T24
D17
B24
EE_8
AE22
GND
U1
D18
A25
EINT
J26
GND
U2
D19
B23
ELIN
J25
GND
U23
D20
C23
ELOUT
J24
GND
U24
D21
A24
EMS
E23
GND
U25
D22
A23
ERESET
E26
GND
U26
D23
A22
GND
D19
GND
W1
DR0A
E1
GND
D20
GND
W2
DR0B
AF22
GND
D23
GND
W3
DR1
AE7
GND
F1
GND
W4
DT0A
P2
GND
F2
GND
AF1
DT0B
AF20
GND
F4
GND
AF4
DT1_1
P3
GND
G2
GND
AF8
DT1_2
A12
GND
G3
GND
AF10
DT1_3
D21
GND
H1
GND
AF12
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
For current information contact Analog Devices at (800) ANALOGD
Table 18. Pinout by
Signal Name (Continued)
Table 18. Pinout by
Signal Name (Continued)
Table 18. Pinout by
Signal Name (Continued)
ADSP-21mod980N
Table 18. Pinout by
Signal Name (Continued)
Signal Name
Pin
Signal Name
Pin
Signal Name
Pin
Signal Name
Pin
GND
AF16
GND
AD4
GND
A26
IAD3_A
D3
GND
AF17
GND
AD5
GND
AA23
IAD3_B
W24
GND
AF21
GND
AD7
GND
AA24
IAD4_A
C1
GND
AF23
GND
AD8
GND
AA25
IAD4_B
W25
GND
AF26
GND
AD11
GND
AA26
IAD5_A
D2
GND
B2
GND
AD12
GND
AC4
IAD5_B
W26
GND
B5
GND
AD16
GND
AC6
IAD6_A
V4
GND
B11
GND
AD17
GND
AC8
IAD6_B
M26
GND
B12
GND
AD21
GND
AC10
IAD7_A
Y4
GND
B16
GND
AD22
GND
W23
IAD7_B
N26
GND
B19
GND
AD23
IACK_A
T4
IAD8_A
AD6
GND
B21
GND
AD24
IACK_B
AC26
IAD8_B
M23
GND
B25
GND
AE1
IAD0_A
B4
IAD9_A
Y3
GND
C3
GND
AE2
IAD0_B
V26
IAD9_B
M24
GND
C5
GND
AE4
IAD1_A
B1
IAL_A
C8
GND
C11
GND
AE8
IAD1_B
V23
IAL_B
Y25
GND
C16
GND
AE10
IAD10_A
AA2
IRD_A
C4
GND
C19
GND
AE12
IAD10_B
L26
IRD_B
Y24
GND
C21
GND
AE16
IAD11_A
V3
IS_1
D6
GND
C24
GND
AE17
IAD11_B
L23
IS_2
A14
GND
D4
GND
AE21
IAD12_A
AA4
IS_3
F24
GND
D5
GND
AE23
IAD12_B
M25
IS_4
AA3
GND
D11
GND
AE25
IAD13_A
E2
IS_5
V25
GND
D16
GND
A1
IAD13_B
AD26
IS_6
AC7
GND
AC12
GND
A5
IAD14_A
D1
IS_7
AC16
GND
AC17
GND
A11
IAD14_B
AC24
IS_8
Y26
GND
AC21
GND
A16
IAD15_A
E4
IWR_A
D8
GND
AC23
GND
A19
IAD15_B
AC25
IWR_B
Y23
GND
AD2
GND
A20
IAD2_A
C2
PF0
A6
GND
AD3
GND
A21
IAD2_B
V24
PF1
B6
REV. PrB 6/2001
37
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
Table 18. Pinout by
Signal Name (Continued)
For current information contact Analog Devices at (800) ANALOGD
Table 18. Pinout by
Signal Name (Continued)
Table 18. Pinout by
Signal Name (Continued)
Table 18. Pinout by
Signal Name (Continued)
Signal Name
Pin
Signal Name
Pin
Signal Name
Pin
Signal Name
Pin
PF2
C6
PF7_6
V2
VDDEXT
C15
VDDEXT
AE14
PF4_1
M1
PF7_7
AF9
VDDEXT
C17
VDDEXT
AE19
PF4_2
C10
PF7_8
AF18
VDDEXT
D7
VDDEXT
AF14
PF4_3
D18
RESET_1
J1
VDDEXT
D9
VDDEXT
AF19
PF4_4
AC2
RESET_2
D13
VDDEXT
D15
VDDEXT
B7
PF4_5
L25
RESET_3
C22
VDDEXT
D17
VDDEXT
B8
PF4_6
T1
RESET_4
AF6
VDDEXT
D22
VDDEXT
B9
PF4_7
AF7
RESET_5
T23
VDDEXT
K1
VDDEXT
B14
PF4_8
AD18
RESET_6
AA1
VDDEXT
K2
VDDEXT
B15
PF5_1
M2
RESET_7
AC11
VDDEXT
K3
VDDEXT
B17
PF5_2
D10
RESET_8
AC22
VDDEXT
K4
VDDINT
A3
PF5_3
C18
RFS0A
J3
VDDEXT
K23
VDDINT
A4
PF5_4
AC3
RFS0B
AD20
VDDEXT
K24
VDDINT
AB1
PF5_5
G24
RFS1
AE6
VDDEXT
K25
VDDINT
AB2
PF5_6
V1
SCLK0A
P1
VDDEXT
K26
VDDINT
AB3
PF5_7
AE11
SCLK0B
AE24
VDDEXT
L1
VDDINT
AB4
PF5-8
AE18
SCLK1
AF5
VDDEXT
L2
VDDINT
AB23
PF6_1
M3
TFS0_1
J2
VDDEXT
L3
VDDINT
AB24
PF6_2
B10
TFS0_2
C12
VDDEXT
L4
VDDINT
AB25
PF6_3
B18
TFS0_3
B20
VDDEXT
A7
VDDINT
AB26
PF6_4
AD1
TFS0_4
AE5
VDDEXT
A8
VDDINT
AE13
PF6_5
R26
TFS0_5
N23
VDDEXT
A9
VDDINT
AF13
PF6_6
T2
TFS0_6
Y1
VDDEXT
A13
VDDINT
AF24
PF6_7
AD9
TFS0_7
AF11
VDDEXT
A15
VDDINT
AF25
PF6_8
AC18
TFS0_8
AC20
VDDEXT
A17
VDDINT
B3
PF7_1
J4
TFS1
AF3
VDDEXT
AC14
VDDINT
P23
PF7_2
D12
VDDEXT
B22
VDDEXT
AC15
VDDINT
P24
PF7_3
A18
VDDEXT
C7
VDDEXT
AC19
VDDINT
P25
PF7_4
AE3
VDDEXT
C9
VDDEXT
AD14
VDDINT
P26
PF7_5
N25
VDDEXT
C14
VDDEXT
AD19
38
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
For current information contact Analog Devices at (800) ANALOGD
ADSP-21mod980N
Table 18. Pinout by
Signal Name (Continued)
Signal Name
Pin
VDDINT
R1
VDDINT
R2
VDDINT
R3
REV. PrB 6/2001
39
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
Signals by Pin Location—Top View, Left to Right
1
2
3
4
5
6
7
8
9
10
11
12
13
A
GND
A0
VDDINT
VDDINT
GND
PF0
VDDEXT
VDDEXT
VDDEXT
CLKOUT_2
GND
DT1_2
VDDEXT
B
IAD1_A
GND
VDDINT
IAD0_A
GND
PF1
VDDEXT
VDDEXT
VDDEXT
PF6_2
GND
GND
BR_2
C
IAD4_A
IAD2_A
GND
IRD_A
GND
PF2
VDDEXT
IAL_A
VDDEXT
PF4_2
GND
TFS0_2
EE_2
D
IAD14_A
IAD6_A
IAD3_A
GND
GND
IS_1
VDDEXT
IWR_A
VDDEXT
PF5_2
GND
PF7_2
RESET_2
E
DR0A
IAD13_A
CLKIN
IAD15_A
F
GND
GND
BG_1
GND
G
CLKOUT_1
GND
GND
BR_1
H
GND
GND
GND
GND
J
RESET_1
TFS0_1
RFS0A
PF7_1
K
VDDEXT
VDDEXT
VDDEXT
VDDEXT
L
VDDEXT
VDDEXT
VDDEXT
VDDEXT
M
PF4_1
PF5_1
PF6_1
EE_1
N
GND
GND
GND
GND
P
SCLK0A
DT0A
DT1_1
CLKOUT_6
R
VDDINT
VDDINT
VDDINT
BG_6
T
PF4_6
PF6_6
GND
IACK_A
U
GND
GND
DT1_6
BR_6
V
PF5_6
PF7_6
IAD11_A
IAD6_A
W
GND
GND
GND
GND
Y
TFS0_6
EE_6
IAD9_A
IAD7_A
AA
RESET_6
IAD10_A
IS_4
IAD12_A
AB
VDDINT
VDDINT
VDDINT
VDDINT
AC
CLKOUT_4
PF4_4
PF5_4
GND
BG_4
GND
IS_6
GND
BR_4
GND
RESET_7
GND
EE_7
AD
PF6_4
GND
GND
GND
GND
IAD8_A
GND
GND
PF6_7
CLKOUT_7
GND
GND
DT1_7
AE
GND
GND
PF7_4
GND
TFS0_4
RFS1
DR1
GND
EE_4
GND
PF5_7
GND
VDDINT
AF
GND
DT1_4
TFS1
GND
SCLK1
RESET_4
PF4_7
GND
PF7_7
GND
TFS0_7
GND
VDDINT
1
2
3
4
5
6
7
8
9
10
11
12
13
40
6/2001 REV. PrB
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
OUTLINE DIMENSIONS – 352 PLASTIC BALL GRID ARRAY
Signals by Pin Location—Top View, Left to Right (Continued)
14
15
16
17
18
19
20
21
22
23
24
25
26
IS_2
VDDEXT
GND
VDDEXT
PF7_3
GND
GND
GND
D23
D22
D21
D18
GND
A
VDDEXT
VDDEXT
GND
VDDEXT
PF6_3
GND
TRS0_3
GND
VDDEXT
D19
D17
GND
D16
B
VDDEXT
VDDEXT
GND
VDDEXT
PF5_3
GND
CLKOUT_3
GND
RESET_3
D20
GND
D15
D14
C
BG_2
VDDEXT
GND
VDDEXT
PF4_3
GND
GND
DT1_3
VDDEXT
GND
D13
D12
D11
D
EMS
D10
D09
ERESET
E
D08
IS_3
BG_3
EBG
F
EE_3
PF5_5
BR_3
EBR
G
GND
GND
GND
GND
H
ECLK
ELOUT
ELIN
EINT
J
VDDEXT
VDDEXT
VDDEXT
VDDEXT
K
IAD11_B
CLKOUT_5
PF4_5
IAD10_B
L
IAD8_B
IAD9_B
IAD12_B
IAD6_B
M
TFS0_5
BR_5
PF7_5
IAD7_B
N
VDDINT
VDDINT
VDDINT
VDDINT
P
GND
GND
BG_5
PF6_5
R
RESET_5
GND
DT1_5
EE_5
T
GND
GND
GND
GND
U
IAD1_B
IAD2_B
IS_5
IAD0_B
V
GND
IAD3_B
IAD4_B
IAD5_B
W
IWR_B
IRD_B
IAL_B
IS_8
Y
GND
GND
GND
GND
AA
VDDINT
VDDINT
VDDINT
VDDINT
AB
VDDEXT
VDDEXT
IS_7
GND
PF6_8
VDDEXT
TFS0_8
GND
RESET_8
GND
IAD14_B
IAD15_B
IACK_B
AC
VDDEXT
BG_7
GND
GND
PF4_8
VDDEXT
RFS0B
GND
GND
GND
GND
BG_8
IAD13_B
AD
VDDEXT
BR_7
GND
GND
PF5_8
VDDEXT
DT1_8
GND
EE_8
GND
SCLK0B
GND
BR_8
AE
VDDEXT
CLKOUT_8
GND
GND
PF7_8
VDDEXT
DT0B
GND
DR0B
GND
VDDINT
VDDINT
GND
AF
14
15
16
17
18
19
20
21
22
23
24
25
26
REV. PrB 6/2001
41
PRELIMINARY TECHNICAL DATA
ADSP-21mod980N
For current information contact Analog Devices at (800) ANALOGD
26
35.00 BS C S Q
24
25
22
23
20
21
18
19
16
17
14
15
12
13
10
11
8
9
6
7
4
5
2
3
BA L L A1
IN DIC AT O R
1
A
B
C
D
E
F
G
H
J
K
L
M
T O P V IE W
N
BO T T O M V IE W
P
R
T
U
V
W
Y
AA
AB
AC
AD
AE
AF
30.70
30.00 S Q
29.50
1.27 B SC S Q
BA L L PITC H
31.75 BS C S Q
DE T A IL A
2.62
2.37
2.12
1.22
1.17
1.12
0.70
0.60
0.50
NO T E S :
1. T HE AC T UA L P O S IT IO N O F T HE B AL L G R ID IS W IT HIN 0.30
O F T HE IDE A L P O S IT IO N R EL A TIVE T O TH E P AC KAG E E DG E S .
2. T HE AC T UA L P O S IT IO N O F EA CH BA L L IS W IT HIN 0.15 O F ITS
ID E AL PO SITIO N RE L AT IV E T O THE B AL L G RID .
3. CE N T ER F IG U RE S A RE N O M INA L UN LE S S O T HE RW IS E NO T E D.
0.70
0.60
0.50
0.90
0.75
0.60
BA L L DIA M E T E R
S E AT IN G
P L AN E
0.20 M AX
D ET AIL A
Figure 28. 352-Lead metric Plastic Ball Grid Array (PBGA) (B-352)
ORDERING GUIDE
A complete modem requires the device listed in Table 19
plus a software solution as described in MODEM SOFTWARE
on page 2.
Table 19. Ordering Guide
Part Number
Ambient Temperature
Range
Instruction Rate
Package
Description
Package Option
ADSP-21mod980N-000
0ºC to +70ºC
80 MHz
352-Ball PBGA
B-352
42
6/2001 REV. PrB