ETC MAX4864

19-3582; Rev 1; 5/06
߹ႅү࡜ਈቨಹLj
঱ᅘ۴ဂү࡜‫ޢ‬௢
____________________________________ ໎၂
MAX4864L/MAX4865L/MAX4866L/MAX4867/MAX4865/
MAX4866 ߹ႅү࡜ਈቨಹ৹ᇀ‫ݽ‬ባ +28V Ăّባ -28V ‫و‬
߆ሓ٫ႅ۶ཙ௠ү࡜ّ٫ႅ࿅༇ăሦဗಹऔഝ‫ڑ‬ქ‫ّ֑ޔ‬
ӊ‫࡝و‬ԣျ MOSFETă൥߷พ൩٫ႅ‫ؙ‬ᅢ߹ႅ୭࿮Ljሦဗಹ
औߔ‫ ڱ‬n ‫ لޱ‬MOSFETLjჾү࡜ᆐऔஊถຈ࡭ă൥߷พ൩٫
ႅّᅢٜ٫ႅLjಹऔߔ‫ ڱ‬p ‫ لޱ‬MOSFETLjჾү࡜ᆐऔஊ
ถຈ࡭ăಹऔԳᅋ௠ԩ٫ࠣӏۚྐၖ༶ԩ٫൛ੂഝ‫ڑ‬
MOSFET GATENLj෯࿦ई‫ة‬Ă৹৯‫و‬ॖৈ‫۽‬Ѧă
♦ ‫ݽ‬ባ +28V ߹ႅү࡜
♦ ّባ-28V ۴ဂү࡜
߹ႅ୭࿮ᆊහཛྷ +7.4V (MAX4864L)Ă+6.35V (MAX4865L)Ă
+5.8V (MAX4866L)ࠧ +4.65V (MAX4867)ă‫ص‬พ൩٫ႅّ
ᅢ೗ႅຐ‫ ( ڊ‬UVLO) ୭࿮෫Ljಹऔ६൩ّ٫ૣ‫ࢲأ‬ன෷
(8.5μA)ăᇀߔ‫ڱ‬ன෷࿒(EN ብཛྷ଩ࣃ‫)ݽ‬Lj٫ૣ६ქԧऋဏ
(0.4μA)ăMAX4864L/MAX4865L/MAX4866L ‫ و‬UVLO ୭࿮
ཛྷ +2.85VLjMAX4867 ‫ و‬UVLO ୭࿮ཛྷ +2.5VăMAX4865/
MAX4866 ঱ᅘ 4.15V UVLO ୭࿮ă
‫ױ‬༶Ljᅋ 1μF ٫൛टพ൩సଁባٜ৹෯࿦ ±15kV ESD ү
࡜ăຑᅘಹऔো৹໗‫ޥ‬ဏျĂ 6 ᄧह SOT23 ࠧ 6 ᄧहĂ
2mm x 2mm μDFN ‫ܢ‬ኰLj‫ޠ‬ዷུ‫ڪ‬۶ཙཛྷ-40°C ባ +85°Că
_________________________________ ᄮᅋ
♦ ᆊහ߹ႅ(OV)୭࿮٫౿(7.4VĂ6.35VĂ5.8V ࠧ 4.65V)
♦ ഝ‫ّ֑ڑ‬ӊ࡝ԣျ MOSFET
♦ ௠ብ 50ms ಶ‫ڑ‬႟෫
♦ ௠ብ٫ࠣӏ
♦ 8.5μA ‫ࢲأ‬٫ૣ(UVLO ன෷)
♦ 0.4μA ߔ‫ڱ‬٫ૣ
♦ ߹ႅ߆ሓ FLAG ቚ෸
♦ 6 ᄧह(2mm x 2mm) μDFN ࠧ 6 ᄧह SOT23 ‫ܢ‬ኰ
________________________________ ‫ྲဳ޶ڊ‬
PART
PINPACKAGE
OV TRIP
LEVEL (V)
MAX4864LEUT-T
6 SOT23-6
7.40
MAX4864LELT
6 μDFN
7.40
MAX4865LEUT-T
6 SOT23-6
6.35
TOP PKG
MARK CODE
ABVO
—
AAE L622-1
ABVP
—
MAX4865LELT
6 μDFN
6.35
‫ྃܤ‬٫ࡨ
MAX4866LEUT-T
6 SOT23-6
5.80
ืଵሙ࿰ࢲ
MAX4866LELT
6 μDFN
5.80
AAG L622-1
PDA ᅳሊණ٫௚හӄ
MAX4867EUT-T
6 SOT23-6
4.65
ABVN
MAX4867ELT
6 μDFN
4.65
AAD L622-1
MP3 ԏ‫܅‬ಹ
AAF L622-1
ABVQ
—
—
ኢǖຑᅘಹऔো‫ޠ‬ዷᇀ -40°C ባ +85°C ‫ޠ‬ዷུ‫ڪ‬۶ཙă
__________________________٨ျ‫ޠ‬ዷ٫ଁ
ADAPTER
(-28V TO +28V)
_________________________________ ᄧहైብ
TOP VIEW
P
N
OUTPUT
1μF
IN 1
GATEP
IN
GATEN
GND 2
EN
GND
MAX4864L
MAX4865L
MAX4866L
MAX4867
VIO
MAX4864L
MAX4865L
MAX4866L
MAX4867
FLAG 3
6
EN
GND
1
5
GATEP
FLAG
2
4
GATEN
IN
3
SOT23
MAX4864L
MAX4865L
MAX4866L
MAX4867
6
GATEN
5
GATEP
4
EN
μDFN
FLAG
‫ޢ‬௢ਢ༐ᇀืযዊ઻‫و‬ዮࡍ‫־ޖ‬ă
________________________________________________________________ Maxim Integrated Products
1
ӊྲྀก Maxim ቁ෷ᄪྲྀዊ઻‫و‬ᄕྲྀLjMaxim ԥ‫ۭڶ‬ᄕቲ،ᇀ‫و‬՘ᄖࢪᅑ‫ױ‬դූ‫ݘྥؓو‬ᇖăഋኢᄌᄕྲྀቲ৹௢،ᇀྲྀዖዩቑࢪ
ۭᄕؓྥLj൥ၖവ്ൌࠨ‫װ‬ᅷ‫و‬ኼവ၂LjഋԸ৬ Maxim ໗‫وޥ‬ᄪྲྀҔዊ઻ă
ຏടஊܑჅ౹ࠧዮူҔ‫ืو‬যዊ઻Ljഋ‫ ོ܃‬Maxim ‫و‬ኙოǖwww.maxim-ic.com.cnă
MAX4864L/MAX4865L/MAX4866L/MAX4867/MAX4865/MAX4866
__________________________________ ‫ݣ‬ะ
MAX4864L/MAX4865L/MAX4866L/MAX4867/MAX4865/MAX4866
߹ႅү࡜ਈቨಹLj
঱ᅘ۴ဂү࡜‫ޢ‬௢
ABSOLUTE MAXIMUM RATINGS
IN to GND ..............................................................-0.3V to +30V
GATEN, GATEP to GND ........................................-0.3V to +12V
IN to GATEP ...........................................................-0.3V to +20V
FLAG, EN to GND ....................................................-0.3V to +6V
Continuous Power Dissipation (TA = +70°C)
6-Pin μDFN (2mm x 2mm) (derate 2.1mW/°C
above +70°C) ..............................................................168mW
6-Pin SOT23 (derate 8.7mW/°C above +70°C)............696mW
Operating Temperature Range ..........................-40°C to +85°C
Junction Temperature .................................................... +150°C
Storage Temperature Range ............................-65°C to +150°C
Lead Temperature (soldering, 10s) ................................+300°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(VIN = +5V (MAX4864L/MAX4865L/MAX4866L), VIN = +4V (MAX4867), TA = -40°C to +85°C, CGATEN = 500pF, unless otherwise
noted. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
Input Voltage Range
Overvoltage Trip Level
SYMBOL
OVLO
Overvoltage Lockout
Hysteresis
Undervoltage Lockout
Threshold
UVLO
Undervoltage Lockout
Hysteresis
IN Supply Current
UVLO Supply Current
CONDITIONS
VIN
MIN
VIN rising
MAX4865L
5.95
6.35
6.75
MAX4866L
5.45
5.8
6.15
MAX4867
4.35
4.65
4.95
75
65
MAX4866L
55
MAX4867
50
2.65
2.85
3.05
2.3
2.5
2.7
44
25
EN = GND
ISHD
EN = 1.6V
77
120
MAX4867
68
110
MAX4864L/MAX4865L/MAX4866L,
VIN = +2.6V
8.5
22
8
18
0.4
2
MAX4867, VIN = 3.6V
GATEN Voltage
GATEN Pulldown Current
VGATEN
IPD
1μA load
MAX4864L/MAX4865L/MAX4866L
MAX4867
VIN > OVLO, VGATEN = +5.5V
V
mV
MAX4864L/MAX4865L/MAX4866L
MAX4864L/MAX4865L/MAX4866L,
VIN = 3.6V
V
mV
MAX4864L/MAX4865L/MAX4866L
MAX4867
IUVLO
7.8
MAX4867
MAX4864L/MAX4865L/MAX4866L
EN = GND
V
7.4
MAX4865L
IIN
UNITS
28.0
7.0
MAX4864L
VIN falling
MAX
MAX4864L
MAX4867, VIN = +2.2V
Shutdown Supply Current
TYP
1.2
0.4
2
9
9.83
10
7.5
7.85
8.0
12
32
65
μA
μA
μA
V
mA
GATEP Clamp Voltage
VCLAMP
13.5
16.5
19.5
V
GATEP Pulldown Resistor
RGATEP
32
48
64
kΩ
FLAG Output-Low Voltage
VOL
0.4
V
1
μA
FLAG Leakage Current
VFLAG = +5.5V
EN Input-High Voltage
VIH
EN Input-Low Voltage
VIL
2
ISINK = 1mA
1.5
_______________________________________________________________________________________
V
0.4
V
߹ႅү࡜ਈቨಹLj
঱ᅘ۴ဂү࡜‫ޢ‬௢
(VIN = +5V (MAX4864L/MAX4865L/MAX4866L), VIN = +4V (MAX4867), TA = -40°C to +85°C, CGATEN = 500pF, unless otherwise
noted. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
SYMBOL
EN Input Leakage Current
ILKG
CONDITIONS
MIN
TYP
EN = GND or +5.5V
MAX
UNITS
1
μA
TIMING
Startup Delay
tSTART
VIN > UVLO to VGATEN > 0.3V, Figure 1
20
50
80
ms
FLAG Blanking Time
tBLANK
VGATEN > 0.3V to VFLAG < 0.3V, Figure 1
20
50
80
ms
GATEN Turn-On Time
tGON
CGATEN = 500pF, VGATEN = 0.3V to +8V
(MAX4864L/MAX4865L/MAX4866L)
VGATEN = 0.3V to +7V (MAX4867), Figure 1
10
tGoff
VIN rising at 3V/μs from +5V to +8V
(MAX4864L/MAX4865L/MAX4866L),
or from +4V to +7V (MAX4867)
VGATEN = 0.3V, CGATEN = 500pF, Figure 2
7
FLAG Assertion Delay
tFLAG
VIN rising at 3V/μs from 5V to 8V
(MAX4864L/MAX4865L/MAX4866L),
or from +4V to +7V (MAX4867), VFLAG = 0.3V,
Figure 2
3.5
μs
Initial Overvoltage Fault Delay
tOVP
VIN rising at 3V/μs from 0V to +9V, time from
VIN = 5V to IGATEN = 80% of IPD (GATEN pulldown
current), Figure 3
1.5
μs
GATEN Turn-Off Time
ms
20
μs
Disable Time
tDIS
VEN = +2.4V, VGATEN = 0.3V, Figure 4
2
μs
Note 1: All parts are 100% tested at +25°C. Electrical limits across the full temperature range are guaranteed by design and correlation.
+5V
VIN
VIN
VUVLO
VOVLO
tFLAG
+5V
tGON
tGOFF
+8V (+7V)*
tSTART
VGATEN
VGATEN
+0.3V
+0.3V
VFLAG
tBLANK
*MAX4867
༐ 1. ಶ‫ڑ‬෫ၠ༐
VIN
+0.3V
VFLAG
+0.3V
༐ 2. ߔ‫ڱ‬෫ၠ༐
VEN
VOVLO
+2.4V
0V
tOVP
tDIS
80%
IGATEN
༐ 3. ණ٫߹ႅ෫ၠ༐
VGATEN
+0.3V
༐ 4. ९ቛ෫ၠ༐
_______________________________________________________________________________________
3
MAX4864L/MAX4865L/MAX4866L/MAX4867/MAX4865/MAX4866
ELECTRICAL CHARACTERISTICS (continued)
___________________________________________________________________٨ျ‫ޠ‬ዷ໎၂
(TA = +25°C, unless otherwise noted.)
REVERSE CURRENT vs. OUTPUT VOLTAGE
(MAX4864L)
200
150
100
0.3
EN = 0V
REVERSE CURRENT (μA)
250
80
MAX4864 toc02
EN = 3V
REVERSE CURRENT (μA)
300
SUPPLY CURRENT (μA)
0.4
MAX4864 toc01
350
REVERSE CURRENT vs. OUTPUT VOLTAGE
(MAX4864L)
0.2
0.1
MAX4864 toc03
SUPPLY CURRENT vs. SUPPLY VOLTAGE
(MAX4864L)
60
DEVICE TURNS ON
AT TRANSITION
40
20
50
0
0
5
10
15
20
25
0
1
0
30
2
3
4
5
0
1
2
3
SUPPLY VOLTAGE (V)
OUTPUT VOLTAGE (V)
OUTPUT VOLTAGE (V)
MAX4864L/MAX4865L/MAX4866L
GATEN VOLTAGE vs. INPUT VOLTAGE
MAX4867
GATEN VOLTAGE vs. INPUT VOLTAGE
POWER-UP RESPONSE
9
MAX4865L
6
3
12
GATEN VOLTAGE (V)
MAX4864L
12
4
5
MAX4864 toc06
15
MAX4864 toc04
15
MAX4864 toc05
0
GATEN VOLTAGE (V)
MAX4864L/MAX4865L/MAX4866L/MAX4867/MAX4865/MAX4866
߹ႅү࡜ਈቨಹLj
঱ᅘ۴ဂү࡜‫ޢ‬௢
5V
MAX4867
5V
9
IN
0V
6
10V
GATEN
0V
3
MAX4866L
5V
0
0V
0
0
2
4
6
8
0
2
INPUT VOLTAGE (V)
4
6
8
20ms/div
INPUT VOLTAGE (V)
OVERVOLTAGE RESPONSE
POWER-UP RESPONSE
MAX4864 toc08
MAX4864 toc07
ADAPTER
5V/div
20ms/div
8V
ADAPTER
5V
8V
IN
5V
IN
5V/div
OUT
5V/div
4
ADAPTER
0V
GATEN
5V/div
IIN
1A/div
IGATEN
10mA/div
FLAG
5V/div
FLAG
5V/div
2μs/div
_______________________________________________________________________________________
FLAG
߹ႅү࡜ਈቨಹLj
঱ᅘ۴ဂү࡜‫ޢ‬௢
NEGATIVE VOLTAGE RESPONSE
POWER-UP OVERVOLTAGE RESPONSE
MAX4864 toc10
MAX4864 toc09
8V
5V
ADAPTER
0V
ADAPTER
0V
8V
IN
0V
GATEP
0V
IN
0V
GATEN
0V
5V
FLAG
0V
5V
FLAG
0V
20ms/div
20ms/div
_________________________________________________________________________ ᄧहํட
ᄧह
MAX4864LEUT/
MAX4865LEUT/
MAX4866LEUT/
MAX4867EUT
MAX4864LELT/
MAX4865LELT/
MAX4866LELT/
MAX4867ELT
1
3
IN
2
1
GND
ٜă
3
2
FLAG
߆ሓቚ෸พ‫־‬ăEN ብཛྷ‫ݽ‬٫౿෫LjFLAG Ӱཛྷ‫ݽ‬የ৩ăᇀ೗ႅຐ‫߹ࠧڊ‬ႅຐ‫ڊ‬
ഉਦ࿒LjFLAG Ҵঁพ‫ݽ־‬٫౿ăᇀቁի‫ޠ‬ዷഉਦ࿒LjFLAG Ҵঁॖ‫ׅ‬ăFLAG ཛྷ
৚૳ࣁพ‫־‬ă
4
6
GATEN
n ‫ لޱ‬MOSFET ᇨࣁഝ‫ڑ‬พ‫־‬ăGATEN ก౮௠٫ࠣӏ‫و‬พ‫־‬ă‫ ص‬VUVLO < VIN <
VOVLO ෫LjGATEN ਻‫ݽ‬ჾ‫ؘ‬৚༶ԩ n ‫ لޱ‬MOSFETă
5
5
GATEP
p ‫ لޱ‬MOSFET ᇨࣁഝ‫ڑ‬พ‫־‬ă‫ص‬พ൩‫ݽ‬ᅢٜ٫ႅ෫ዜก‫ؘ‬৚ GATEPLjพ൩ऩባّ
ᅢٜ٫ႅ෫ዜกߔ‫ ڱ‬GATEPă
6
4
EN
ّ٫౿ᅘပෳ௢พ൩ăቁի‫ޠ‬ዷ෫‫ݡ‬ᄧहेٜăഝ‫ ڑ‬EN ባ‫ݽ‬٫౿Lj৹ߔ‫ڱ‬ಹऔԌ
६൩ߔ‫ڱ‬ன෷ă
ண֎
‫ޢ‬௢
٫ႅพ൩ăพ൩‫ڭ‬ༀ෫ᅋዷ‫ޥ‬٫٫ᆚพ൩ࠧ߹ႅंՌพ൩ă
_______________________________________________________________________________________
5
MAX4864L/MAX4865L/MAX4866L/MAX4867/MAX4865/MAX4866
__________________________________________________________________ ٨ျ‫ޠ‬ዷ໎၂( ၦ )
(TA = +25°C, unless otherwise noted.)
MAX4864L/MAX4865L/MAX4866L/MAX4867/MAX4865/MAX4866
߹ႅү࡜ਈቨಹLj
঱ᅘ۴ဂү࡜‫ޢ‬௢
______________________________࿺࿈ํட
MAX4864L/MAX4865L/MAX4866L/MAX4867 ཛྷّ٫ႅ
࿅༇໗‫ݽޥ‬ባ +28V ‫߹و‬ႅү࡜ჾࣆ‫ݘ‬٫ႅү࡜ă൥߷
พ൩٫ႅ‫ؙ‬ᅢ߹ႅ୭࿮٫౿Lj MAX4864L/MAX4865L/
MAX4866L/MAX4867 ࢙ߔ‫ّ֑ڱ‬ӊ༶ԩ n ‫ لޱ‬MOSFETLj
ჾ‫܀‬ቛӇү࡜ᆐऔ‫و‬ຈ࡭ăಹऔნ৹ჾഝ‫ڑ‬༶ԩ p ‫لޱ‬
MOSFETLjჾ‫܀‬ቛ‫ݘ‬٫ႅพ൩ᇒ֑࿅༇ຈ࡭ă௠ԩ٫ࠣӏ
(Ը৬‫ޢ‬௢ਢ༐ )ഝ‫ ڑ‬MOSFET GATENLj෯࿦ई‫ة‬Ă৹৯
‫و‬ॖৈ‫۽‬Ѧăණ٫෫Ljᇀഝ‫ ڑ‬GATEN ባ‫ݽ‬٫౿ቐ೐ಹऔ
ٌ‫ أ‬50ms ă GATEN ਻‫ݽ‬ቐࡍLjᇀॖ‫ׅ‬Ҵঁ೐৚૳ࣁ
FLAG พ‫࣢־‬ၦү֞ 50ms ‫ݽ‬የຢă‫־‬࿦߹ႅ߆ሓ෫Lj
FLAG ઎ৼҴঁพ‫ݽ־‬٫౿ă
೗ႅຐ‫(ڊ‬UVLO)
MAX4864L/MAX4865L/MAX4866L/MAX4867 ‫و‬٨ျ
UVLO ୭࿮ཛྷ +2.85V ߈‫ڊ‬቗LjMAX4867 ‫ و‬UVLO ୭࿮ཛྷ
+2.5Vă‫ ص‬VIN ّᅢ UVLO ෫LjGATEN ഝ‫ڑ‬ಹүّ֞٫౿Lj
Ԍೲ FLAG դූҴঁพ‫־‬ă
߹ႅຐ‫(ڊ‬OVLO)
MAX4864L ‫و‬٨ျ OVLO ୭࿮ཛྷ +7.4V Ǘ MAX4865L ‫و‬
٨ျ OVLO ୭࿮ཛྷ +6.35V Ǘ MAX4866L ‫و‬٨ျ OVLO ୭
࿮ཛྷ +5.8V Ǘ MAX4867 ‫و‬٨ျ OVLO ୭࿮ཛྷ +4.65Vă‫ص‬
V IN ‫ݽ‬ᅢ OVLO ෫Lj GATEN ഝ‫ڑ‬ಹүّ֞٫౿LjԌೲ
FLAG դූҴঁพ‫־‬ă
+5.5V ă GATEN พ‫־‬٫ႅกพ൩٫ႅ‫ืࠉو‬Lj൥ ٨ျ‫ޠ‬
ዷ໎၂ຑ෸ă
GATEP ഝ‫ڑ‬ಹ
‫ص‬พ൩٫ႅऩባّᅢٜ٫ႅ෫LjGATEP ਻‫ݽ‬Ԍߔ‫ڱ‬༶ԩ
p ‫ لޱ‬MOSFETă‫ص‬พ൩٫ႅ‫ݽ‬ᅢٜ٫ႅ෫LjGATEP ਻
ّԌ‫ؘ‬৚ p ‫ لޱ‬MOSFETă௠ԩᴱ཭٫ଁᅋᅢү࡜ p ‫لޱ‬
MOSFETLjჾവү‫ص‬พ൩(IN)ෙባ +28V ෫ GATEP ባ IN ‫ڭ‬
‫و‬٫ႅԥմ߹ +16Vă
ಹऔՃዷ
MAX4864L/MAX4865L/MAX4866L/MAX4867 ঱ᅘ౮ණ
ኴຢਈቨࢲቨLjᅋᅢਈቨಹऔՃዷăૣ֔༐൥༐ 5 ຑ෸ă
ֽ෶ණ٫෫Lj൥߷ VIN < UVLO ࢪሣ VIN > OVLOLjGATEN
ү֞ 0VLjFLAG ཛྷ‫ݽ‬٫౿ă
൥߷ UVLO < VIN < OVLOLjॿ߹ 50ms ௠ԩ႟෫ࡍಹऔ६
൩ಶ‫֔߹ڑ‬ă௠ԩ٫ࠣӏ‫ؘ‬৚LjԌ৚෶ഝ‫ ڑ‬GATEN ባ‫ݽ‬
ᅢ VIN ‫و‬٫౿ණăFLAG ᇀಶ‫֔߹ڑ‬ቲү֞‫ݽ‬٫౿Ljቓ‫ف‬
FLAG ಃӚቾಜॕาLj໼իᇀ GATEN ৚෶਻‫ࡍݽ‬႟ၦ
50msă‫ױ‬෫Ljಹऔ६൩ቁի‫ޠ‬ዷኴຢă
ᇀൌࠨ෫ࡌLj൥߷ VIN ऩባّᅢ UVLOLjᇘ FLAG ഝ‫ڑ‬ባ
‫ݽ‬٫౿LjGATEN ഝ‫ڑ‬ባٜă
STANDBY
GATEN = 0
FLAG = HIGH
FLAG พ‫־‬
‫־ص‬࿦พ൩٫ႅ߆ሓ෫Lj৚૳ࣁ FLAG พ‫־‬ᅋᅢ໼ቌኙࢲ
࿅༇ăණ٫෫Ljᇀ GATEN ਻‫ݽ‬ቐࡍLjFLAG ൒ү֞‫ݽ‬٫
౿ 50msLjഹࡍॖ‫ׅ‬Ҵঁă‫־‬࿦߹ႅࠧ೗ႅ߆ሓ෫LjFLAG
઎ৼҴঁă‫߆ص‬ሓဋ‫ࡍׅ‬LjFLAG ᇀ GATEN ‫ؘ‬৚ࡍ 50ms
ॖ‫ׅ‬Ҵঁăၖᇀ FLAG ᅳኙࢲ࿅༇‫و‬଩ࣃ I/O ٫ᆚቐࣺઘ
ेණ਻٫የă
VIN > UVLO
TIMER STARTS
COUNTING
t = 50ms
VIN < UVLO
GATEN ഝ‫ڑ‬ಹ
VIN > OVLO
౮௠٫ࠣӏᅋᅢഝ‫ ڑ‬GATEN ባ‫ݽ‬ᅢ IN ٫ႅ‫و‬٫౿ණLj৹
ჾෳᅋّ֑ӊ‫ و‬n ‫ لޱ‬MOSFET ă٫ࠣӏ‫ޠ‬ዷᅢ௠ԩ
+5.5V ེႅಹă
ᇀ VIN մ߹ +5.5VLjࢪሣմ߹ OVLO ୭࿮٫౿ቐ೐Ljྐଥ
ொቸഉਦ࿘‫־‬࿦Lj෯࣠‫ و‬GATEN พ‫־‬٫ႅ‫ؙ‬ᆢཛྷ VIN ‫و‬
઩ӂăMAX4864L ‫ و‬OVLO ٨ျ቗ཛྷ +7.4VLjᄜ‫ױ‬ᇀ +5.5V <
VIN < +7.4V ෫LjGATEN ү֞࿰‫ڊེڶ‬Lj‫ؙ‬ᆢཛྷ +10.5Vă
MAX4866L ঱ᅘ +5.8V ‫ و‬OVLO ٨ျ቗Lj‫ݡد‬቗৹௢ّባ
6
OVLO CHECK
GATEN = 0
FLAG = HIGH
STARTUP
GATEN DRIVEN HIGH
FLAG = HIGH
t = 50ms
ON
GATEN HIGH
FLAG = LOW
༐ 5. ኴຢ༐
_______________________________________________________________________________________
VIN > OVLO
߹ႅү࡜ਈቨಹLj
঱ᅘ۴ဂү࡜‫ޢ‬௢
N
P
N
OUTPUT
਻ّă൥߷ԥᆰၛ‫־‬࿦ሦቸഉਦLj்ଡ଼ᄮෳᅋҿ‫ڶ‬ҿ
ైብă
MOSFET ၭျ
1μF
IN
GATEP
MAX4864L/MAX4865L/MAX4866L/MAX4867 හࣜᅋᅢ
࡝ԣျ MOSFET ࢪሣ‫ ة‬p ‫ࠧلޱ‬ใҿ‫ڶ‬ҿ n ‫ لޱ‬MOSFET
ైብăᇀ‫ืۂؙ‬ഉਦ࿒LjRDS(ON)‫ڊ‬ᄏᇀ VGS ཛྷ 4.5V ࿒Ljሦ
ቸ MOSFET ‫ޠ‬ዷഉਦનࠝăༀჅLjMOSFET ‫ و‬VDS ᄮؕ
‫ ف‬+30V Ljჾ௓ถ MAX4864L/MAX4865L/MAX4866L/
MAX4867 ዮ‫ ؙ‬+28V ‫ و‬IN พ൩۶ཙăӹ 1 ‫־ޖ‬ષคᅋ
ᅢ MAX4864L /MAX4865L /MAX4866L /MAX4867 ‫و‬
MOSFET ျࠟă
GATEN
MAX4864L
MAX4865L
MAX4866L
MAX4867
GND
VIO
FLAG
IN సଁහࣜ
༐ 6. ҿ‫ڶ‬ҿ༶ԩ MOSFET ైብ
______________________________ᄮᅋဳྲ
MOSFET ైብ
MAX4864L/MAX4865L/MAX4866L/MAX4867 ࣞ৹Գᅋ
٨ျ‫ޠ‬ዷ٫ଁຑ෸࡝ԣျ MOSFET ైብLjნ৹Գᅋ༐ 6 ຑ
෸‫ ة‬p ‫ لޱ‬MOSFET ࠧҿ‫ڶ‬ҿ n ‫ لޱ‬MOSFET ైብă
MAX4864L/MAX4865L/MAX4866L/MAX4867 ࣞ৹ჾഝ
‫࡝ڑ‬ԣျ MOSFET Ljნ৹ჾഝ‫ ةڑ‬p ‫ لޱ‬MOSFET ࠧҿ
‫ڶ‬ҿ n ‫ لޱ‬MOSFET ăསेคైಹࢪሣคైಹ٫ႅّᅢ
UVLO ୭࿮෫Ljҿ‫ڶ‬ҿైብॕ޵‫و‬۴ဂ٫ૣ࣎ࡏཛྷ૏ă
൥߷ԥߔဲ۴ဂ૳٫ૣོ໘Lj৹ෳᅋ‫ ޔة‬MOSFET ăሦ
ቸ‫۽‬෷‫و‬ຈࠞཛྷԳᅋ੮๞ MOSFET ျࠟ‫و‬ҿ‫ڶ‬ҿైብॕ
޵‫و‬ქҙLjกქቸृّ֑ӊ‫۽و‬ѦăኢᄌLj൥߷෯࣠พ
൩Ӈ਻ّLjᅑᅢ MOSFET ،ᇀࣚූ໛۠ࣁߘLjพ‫־‬ნ࢙
‫ڶ‬ᅢ‫ืۂؙ‬ᄮᅋLjᄮෳᅋ 1μ F ໋‫ׯ‬٫൛సଁคైಹባ
GNDă൲լᄧ࿯ᄧಲृ‫وؙ‬٫ᆚ٫‫ݮ‬Ljᄮኢᄌ‫܀‬ቛ LC အ
ስ٫ଁᄧಲ߹֭ă൥ᅘӤეLjၖ໗‫ޥ‬ү࡜ჾ‫܀‬ቛพ൩‫ڭ‬
٫ႅմ߹ +30V ࣁ࿮Ըื቗ă
ESD Ռฎ໫औ
ESD ၂௢ടৈᅢ൲‫ݧ‬໫औă‫ص‬คైಹԳᅋ 1μF ໋‫ׯ‬٫൛స
ଁባٜ෫LjMAX4864L/MAX4865L/MAX4866L/MAX4867
ᇀพ൩‫ڭ‬ණ৹௓ถ٨ျ቗ཛྷ ±15kV ‫ و‬ESDă
൉໛னျ
༐ 7 ຑ෸ཛྷ൉໛னျLj༐ 8 ຑ෸ཛྷ൉໛னျဂّየ৩‫܅‬٫
෫ຑդූ‫و‬٫ૣԒြă‫ױ‬னျҪਸ਼ქ‫ ޔ‬100pF ٫൛Lj‫ݡ‬٫
൛֬٫ባຑეഓ‫ و‬ESD ٫ႅLjഹࡍ໼߹ 1.5kΩ ٫የဂಹऔ
‫܅‬٫ă
ӹ 1. MOSFET ༚ऌျࠟ
PART
Si5504DC
CONFIGURATION/
PACKAGE
VGS MAX
(V)
Complementary
MOSFET/1206-8
±20
VDS MAX
(V)
RON AT 4.5V (mΩ)
+30
143 (n-MOSFET)
-30
290 (p-MOSFET)
Si5902DC
Dual/1206-8
±20
+30
143 (n-MOSFET)
Si1426DH
Single/μDFN-6
±20
+30
115 (n-MOSFET)
Si5435DC
Single/1206-8
±20
-30
80 (p-MOSFET)
FDC6561AN
Dual/SSOT-6
±20
+30
145 (n-MOSFET)
FDG315N
Single/μDFN-6
±20
+30
160 (n-MOSFET)
FDC658P
Single/SSOT-6
±20
-30
75 (p-MOSFET)
FDC654P
Single/SSOT-6
±20
-30
125 (p-MOSFET)
MANUFACTURER
Vishay Siliconix
Fairchild Semiconductor
_______________________________________________________________________________________
7
MAX4864L/MAX4865L/MAX4866L/MAX4867/MAX4865/MAX4866
ADAPTER
-28V TO +28V
RC
1MΩ
CHARGE-CURRENT
LIMIT RESISTOR
RD
1.5Ω
IP 100%
90%
DISCHARGE
RESISTANCE
Ir
PEAK-TO-PEAK RINGING
(NOT DRAWN TO SCALE)
AMPERES
HIGHVOLTAGE
DC
SOURCE
Cs
100pF
STORAGE
CAPACITOR
DEVICE
UNDER
TEST
36.8%
10%
0
0
༐ 7. ൉໛ ESD Ռฎனျ
RC
50Ω TO 100Ω
CHARGE-CURRENT
LIMIT RESISTOR
HIGHVOLTAGE
DC
SOURCE
Cs
150pF
TIME
tRI
tDL
CURRENT WAVEFORM
༐ 8. ൉໛ன෷٫ૣԒြ
I
100%
90%
RD
330Ω
DISCHARGE
RESISTANCE
STORAGE
CAPACITOR
IPEAK
MAX4864L/MAX4865L/MAX4866L/MAX4867/MAX4865/MAX4866
߹ႅү࡜ਈቨಹLj
঱ᅘ۴ဂү࡜‫ޢ‬௢
DEVICE
UNDER
TEST
10%
tR = 0.7ns TO 1ns
t
30ns
60ns
༐ 9. IEC 1000-4-2 ESD Ռฎனျ
༐ 10. IEC 1000-4-2 ESD ۢූಹ٫ૣԒြ
IEC 1000-4-2
‫ ׹‬1996 ௰ 1 ᆨ৚෶Ljຑᅘᇀఛ୳ቨᇒࠧ/ࢪညต‫و‬හӄӤ
ၙୄዣႛ‫ وޏ‬IEC 1000-4-2 ߢ۶ăIEC 1000-4-2 Ӷኼࠇ‫ݥ‬
֑౹හӄ‫ و‬ESD Ռฎࠧ၂௢ߢ۶ă‫ߢݡ‬۶Ԍԥከ୭ሯ‫ڶ‬
IC: MAX4864L/MAX4865L/MAX4866L/MAX4867 ௢޷ҝ
ኜᅋ࡟හࣜୄዣ IEC 1000-4-2 ٞ 3 ࣌ߢ۶‫و‬හӄLjۚྐၖ
‫ې‬༶‫ و‬ESD ү࡜ᆐऔă
ෳᅋ൉໛னျࠧ IEC 1000-4-2 ६ှՌฎ‫و‬ኙეഘӼᇀᅢ
IEC 1000-4-2 ঱ᅘ‫ܥوݽޚ‬቗٫ૣăᅑᅢ IEC 1000-4-2 Ռ
ฎனျ(༐ 9)‫הو‬ખየ৩ृّLj‫ڶ‬ᄮ‫ݡ‬ӶኼຑՌફ‫ و‬ESD
௓ถ٫ႅ໼իّᅢෳᅋ൉໛னျՌફ‫و‬٫ႅă༐ 10 ‫־ޖ‬
8
ષ ±8kV IEC 1000-4-2 ٞ 4 ࣌ ESD े‫܅׋‬٫Ռฎ‫و‬٫ૣԒ
ြă಺࿆‫܅‬٫Ռฎෳᅋ֬٫‫و‬ຳሯ৯॰ಹऔăे‫܅׋‬٫
‫ۨ۽‬ᇘกᇀຳሯ֬٫೐टຳሯᅳಹऔઘेă
______________________________ာ౮ဳྲ
TRANSISTOR COUNT: 727
PROCESS TECHNOLOGY: BiCMOS
_______________________________________________________________________________________
߹ႅү࡜ਈቨಹLj
঱ᅘ۴ဂү࡜‫ޢ‬௢
ADAPTER
P
GATEP
N
IN
OUTPUT
GATEN
GND
+15V CLAMP
+5.5V
REGULATOR
MAX4864L
MAX4865L
MAX4866L
MAX4867
2x CHARGE
PUMP
GATE
DRIVER
VIO
UVLO AND OVLO
DETECTOR
EN
CONTROL
LOGIC AND TIMER
FLAG
_______________________________________________________________________________________
9
MAX4864L/MAX4865L/MAX4866L/MAX4867/MAX4865/MAX4866
_______________________________________________________________________‫ޢ‬௢ਢ༐
``````````````````````````````````````````````````````````````````````````````ॖᓤቧᇦ
(‫۾‬ၫ௣ᓾ೯ᄋ৙ࡼॖᓤᅄభถ‫ဵݙ‬ᔢதࡼਖৃLjྙኊᔢதࡼॖᓤᅪተቧᇦLj༿‫އ‬ኯ www.maxim-ic.com.cn/packagesă)
A
D
XXXX
XXXX
XXXX
b
e
N
SOLDER
MASK
COVERAGE
E
PIN 1
0.10x45’
L
PIN 1
INDEX AREA
6, 8, 10L UDFN.EPS
MAX4864L/MAX4865L/MAX4866L/MAX4867/MAX4865/MAX4866
߹ႅү࡜ਈቨಹLj
঱ᅘ۴ဂү࡜‫ޢ‬௢
L1
1
SAMPLE
MARKING
A
A
(N/2 -1) x e)
7
CL
b
L
A
A2
A1
CL
L
e
EVEN TERMINAL
e
ODD TERMINAL
PACKAGE OUTLINE,
6, 8, 10L uDFN, 2x2x0.80 mm
-DRAWING NOT TO SCALE-
10
21-0164
______________________________________________________________________________________
A
1
2
߹ႅү࡜ਈቨಹLj
঱ᅘ۴ဂү࡜‫ޢ‬௢
COMMON DIMENSIONS
MAX.
SYMBOL
MIN.
NOM.
A
0.70
0.75
0.80
A1
0.15
0.20
0.25
0.035
A2
0.020
0.025
D
1.95
2.00
E
1.95
2.00
L
0.30
0.40
L1
-
2.05
2.05
0.50
0.10 REF.
PACKAGE VARIATIONS
PKG. CODE
N
e
b
(N/2 -1) x e
L622-1
6
0.65 BSC
0.30±0.05
1.30 REF.
L822-1
8
0.50 BSC
0.25±0.05
1.50 REF.
L1022-1
10
0.40 BSC
0.20±0.03
1.60 REF.
PACKAGE OUTLINE,
6, 8, 10L uDFN, 2x2x0.80 mm
-DRAWING NOT TO SCALE-
21-0164
A
2
2
______________________________________________________________________________________
11
MAX4864L/MAX4865L/MAX4866L/MAX4867/MAX4865/MAX4866
```````````````````````````````````````````````````````````````````````````ॖᓤቧᇦ)ኚ *
(‫۾‬ၫ௣ᓾ೯ᄋ৙ࡼॖᓤᅄభถ‫ဵݙ‬ᔢதࡼਖৃLjྙኊᔢதࡼॖᓤᅪተቧᇦLj༿‫އ‬ኯ www.maxim-ic.com.cn/packagesă)
```````````````````````````````````````````````````````````````````````````ॖᓤቧᇦ)ኚ *
(‫۾‬ၫ௣ᓾ೯ᄋ৙ࡼॖᓤᅄభถ‫ဵݙ‬ᔢதࡼਖৃLjྙኊᔢதࡼॖᓤᅪተቧᇦLj༿‫އ‬ኯ www.maxim-ic.com.cn/packagesă)
6LSOT.EPS
MAX4864L/MAX4865L/MAX4866L/MAX4867/MAX4865/MAX4866
߹ႅү࡜ਈቨಹLj
঱ᅘ۴ဂү࡜‫ޢ‬௢
Nbyjn‫࣪ݙ‬Nbyjn‫ޘ‬ອጲᅪࡼྀੜ࢟വဧ፿ঌᐊLjጐ‫ݙ‬ᄋ৙໚ᓜಽ኏భăNbyjnۣഔᏴྀੜဟମĂ඗ᎌྀੜᄰۨࡼ༄ᄋሆኀখ‫ޘ‬ອᓾ೯ਜ਼ਖৃࡼཚಽă
12 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600
© 2006 Maxim Integrated Products
ဵ Nbyjn!Joufhsbufe!Qspevdut-!Jod/ ࡼᓖ‫ݿ‬࿜‫ܪ‬ă
MAX4864L, MAX4865L, MAX4866L, MAX4867 过压保护控制器,具有反向保护功能 - 概述
ENGLISH • 简体中文 • 日本語 • 한국어 Login | Register
请输入关键词或器件型号
最新内容
产品
方案
设计
应用
技术支持
销售联络
公司简介
我的Maxim
Maxim > 产品 > 模拟开关和多路复用器 > MAX4864L, MAX4865L, MAX4866L, ...
MAX4864L, MAX4865L, MAX4866L, MAX4867
过压保护控制器,具有反向保护功能
概述 技术文档 定购信息 用户说明 (0) 所有内容 状况
状况:生产中。
概述
MAX4864L/MAX4865L/MAX4866L/MAX4867过压保护控制器可在高至+28V、低
完整的数据资料
至-28V的电压故障范围内保护低电压系统。这些器件驱动一个低成本的互补
型MOSFET。如果输入电压大于过压阈值,这些器件关断n沟道MOSFET,以防
提供更新的英文版数据资料
止对保护元件的损坏。如果输入电压低于地电压,器件关断p沟道MOSFET,以防
下载 Rev. 2 (PDF, 196kB)
英文
止对保护元件的损坏。器件采用内部电荷泵而无需外部电容来驱动MOSFET
GATEN以实现简单、有效的解决方案。
下载 Rev. 1 (PDF, 816kB)
中文
过压阈值预设为+7.4V (MAX4864L)、+6.35V (MAX4865L)、+5.8V
(MAX4866L)和+4.65V (MAX4867)。当输入电压低于欠压锁定(UVLO)阈值时,器件进入低电流待机模式(8.5µA)。在关断
模式(/EN置为逻辑高),电流进一步减小(0.4µA)。MAX4864L/MAX4865L/MAX4866L的UVLO阈值
为+2.85V,MAX4867的UVLO阈值为+2.5V。
此外,用1µF电容将输入旁路至地可实现±15kV ESD保护。所有器件均可提供小型6引脚SOT23和6引脚,2mm x 2mm
µDFN封装,工作温度范围为-40°C至+85°C。
关键特性
应用/使用
高至+28V过压保护
低至-28V反向保护
预设过压(OV)电平(7.4V、6.35V、5.8V、4.65V)
驱动低成本互补型MOSFET
内部50ms启动延时
内部电荷泵
8.5µA待机电流(UVLO模式)
0.4µA关断电流
过压故障FLAG指示
6引脚(2mm x 2mm) µDFN和6引脚SOT23封装
蜂窝电话
数码相机
MP3播放器
PDA与掌上电脑设备
Key Specifications: Overvoltage Protection Controllers
Part
Number
VIN VIN
(V) (V)
Over
Voltage
Trip
Channels
Level
min max
(V)
Under
Price
Over t GATE t GATE
Voltage VGATE
Volt. (On) (Off) Features Package/Pins
Lockout
(V)
See
Flag (ms) (µs)
(V)
Notes
< tr>
MAX4864L 7.4
2.85
10
µDFN/6
SOT/6
Internal
http://china.maxim-ic.com/datasheet/index.mvp/id/4632[2010-8-14 8:31:29]
$0.75
@1k
MAX4864L, MAX4865L, MAX4866L, MAX4867 过压保护控制器,具有反向保护功能 - 概述
MAX4865L 6.35
1
1.2
2.85
10
OpenDrain
28
MAX4866L 5.8
2.85
10
MAX4867 4.65
2.5
8
10
7
Charge
Pump
Reverse
Polarity
Protection
Soft Start
< tr>
µDFN/6
SOT/6
< tr>
µDFN/6
SOT/6
< tr>
µDFN/6
SOT/6
查看所有Overvoltage Protection Controllers (55)
图表
典型工作电路
相关产品
类似产品:浏览其它类似产品线
查看所有Overvoltage Protection Controllers (55产品)
更多信息
顶标
MAX4864
顶标
MAX4864L
顶标
MAX4865
顶标
MAX4865L
顶标
MAX4866
顶标
MAX4866L
顶标
MAX4867
没有找到你需要的产品吗?
应用工程师帮助选型,下个工作日回复
参数搜索
应用帮助
概述
技术文档
定购信息
概述
数据资料
价格与供货
http://china.maxim-ic.com/datasheet/index.mvp/id/4632[2010-8-14 8:31:29]
$0.75
@1k
$0.75
@1k
$0.75
@1k
MAX4864L, MAX4865L, MAX4866L, MAX4867 过压保护控制器,具有反向保护功能 - 概述
关键特性
应用/ 使用
关键指标
图表
注释、注解
相关产品
应用笔记
评估板
设计指南
可靠性报告
软件/ 模型
样品
在线订购
封装信息
无铅信息
参考文献: 19- 3582 Rev. 2; 2010- 08- 13
本页最后一次更新: 2010- 08- 13
联络我们:信息反馈、提出问题 • 对该网页的评价 • 发送本网页 • 隐私权政策 • 法律声明
© 2010 Maxim Integrated Products版权所有
http://china.maxim-ic.com/datasheet/index.mvp/id/4632[2010-8-14 8:31:29]
19-3582; Rev 2; 5/10
Overvoltage Protection Controllers
with Reverse Polarity Protection
The MAX4864L/MAX4865L/MAX4866L/MAX4867 overvoltage protection controllers protect low-voltage systems against high-voltage faults up to +28V, and
negative voltages down to -28V. These devices drive a
low-cost complementary MOSFET. If the input voltage
exceeds the overvoltage threshold, these devices turn
off the n-channel MOSFET to prevent damage to the
protected components. If the input voltage drops below
ground, the devices turn off the p-channel MOSFET to
prevent damage to the protected components. An internal charge pump eliminates the need for external
capacitors and drives the MOSFET GATEN for a simple,
robust solution.
The overvoltage thresholds are preset to +7.4V
(MAX4864L), +6.35V (MAX4865L), +5.8V (MAX4866L),
and +4.65V (MAX4867). When the input voltage drops
below the undervoltage lockout (UVLO) threshold, the
devices enter a low-current standby mode (8.5µA). Also in
shutdown (EN set to logic-high), the current is reduced further (0.4µA). The MAX4864L/MAX4865L/MAX4866L have
a +2.85V UVLO threshold, and the MAX4867 has a +2.5V
UVLO threshold.
In addition, a ±15kV ESD protection is provided to the
input when bypassed with a 1µF capacitor to ground. All
devices are offered in a small 6-pin SOT23 and a 6-pin,
2mm x 2mm µDFN package, and are specified for
operation over the -40°C to +85°C temperature range.
Applications
Cell Phones
Digital Still Cameras
PDAs and Palmtop Devices
MP3 Players
Features
♦ Overvoltage Protection Up to +28V
♦ Reverse Polarity Protection Down to -28V
♦ Preset Overvoltage (OV) Trip Level (7.4V, 6.35V,
5.8V, 4.65V)
♦ Drive Low-Cost Complementary MOSFET
♦ Internal 50ms Startup Delay
♦ Internal Charge Pump
♦ 8.5µA Standby Current (In UVLO Mode)
♦ 0.4µA Shutdown Current
♦ Overvoltage Fault FLAG Indicator
♦ 6-Pin (2mm x 2mm) µDFN and 6-Pin SOT23
Packages
Ordering Information
PART
PINPACKAGE
OV TRIP
LEVEL (V)
TOP
MARK
ABVO
MAX4864LEUT-T
6 SOT23-6
7.40
MAX4864LELT
6 μDFN
7.40
AAE
MAX4865LEUT-T
6 SOT23-6
6.35
ABVP
MAX4865LELT
6 μDFN
6.35
AAF
MAX4866LEUT-T
6 SOT23-6
5.80
ABVQ
MAX4866LELT
6 μDFN
5.80
AAG
MAX4867EUT-T
6 SOT23-6
4.65
ABVN
MAX4867ELT
6 μDFN
4.65
AAD
Note: All devices are specified over the -40°C to +85°C operating
temperature range.
T = Tape and reel.
Typical Operating Circuit
ADAPTER
(-28V TO +28V)
P
N
OUTPUT
1μF
GATEP
EN
GND
IN
Functional Diagram appears at end of data sheet.
GATEN
MAX4864L
MAX4865L
MAX4866L
MAX4867
VIO
FLAG
________________________________________________________________ Maxim Integrated Products
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
1
MAX4864L/MAX4865L/MAX4866L/MAX4867
General Description
MAX4864L/MAX4865L/MAX4866L/MAX4867
Overvoltage Protection Controllers
with Reverse Polarity Protection
ABSOLUTE MAXIMUM RATINGS
IN to GND ..............................................................-0.3V to +30V
GATEN, GATEP to GND ........................................-0.3V to +12V
IN to GATEP ...........................................................-0.3V to +20V
FLAG, EN to GND ....................................................-0.3V to +6V
Continuous Power Dissipation (TA = +70°C)
6-Pin µDFN (2mm x 2mm) (derate 2.1mW/°C
above +70°C) ..............................................................168mW
6-Pin SOT23 (derate 8.7mW/°C above +70°C)............696mW
Operating Temperature Range ..........................-40°C to +85°C
Junction Temperature .................................................... +150°C
Storage Temperature Range ............................-65°C to +150°C
Lead Temperature (soldering, 10s) ................................+300°C
Soldering Temperature (reflow) ......................................+240°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(VIN = +5V (MAX4864L/MAX4865L/MAX4866L), VIN = +4V (MAX4867), TA = -40°C to +85°C, CGATEN = 500pF, unless otherwise
noted. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
Input Voltage Range
Overvoltage Trip Level
SYMBOL
CONDITIONS
VIN
OVLO
Overvoltage Lockout
Hysteresis
MIN
1.2
VIN rising
UVLO
Undervoltage Lockout
Hysteresis
IN Supply Current
UVLO Supply Current
MAX4865L
5.95
6.35
6.75
MAX4866L
5.45
5.8
6.15
MAX4867
4.35
4.65
4.95
MAX4865L
65
MAX4866L
55
50
2.65
2.85
3.05
MAX4867
2.3
2.5
2.7
MAX4864L/MAX4865L/MAX4866L
44
MAX4867
25
77
120
MAX4867
68
110
EN = GND
MAX4864L/MAX4865L/MAX4866L,
VIN = +2.6V
8.5
22
8
18
EN = 1.6V
MAX4864L/MAX4865L/MAX4866L,
VIN = 3.6V
0.4
2
IUVLO
GATEN Pulldown Current
VGATEN
IPD
1µA load
MAX4864L/MAX4865L/MAX4866L
MAX4867
0.4
2
9
9.83
10
7.5
7.85
8.0
µA
µA
µA
V
12
32
65
GATEP Clamp Voltage
VCLAMP
13.5
16.5
19.5
V
GATEP Pulldown Resistor
RGATEP
32
48
64
kΩ
FLAG Output-Low Voltage
VOL
0.4
V
1
µA
FLAG Leakage Current
ISINK = 1mA
VFLAG = +5.5V
EN Input-High Voltage
VIH
EN Input-Low Voltage
VIL
2
VIN > OVLO, VGATEN = +5.5V
V
mV
MAX4864L/MAX4865L/MAX4866L
EN = GND
V
mV
MAX4864L/MAX4865L/MAX4866L
MAX4867, VIN = 3.6V
GATEN Voltage
V
7.8
75
IIN
ISHD
28.0
7.4
MAX4867, VIN = +2.2V
Shutdown Supply Current
UNITS
7.0
MAX4864L
VIN falling
MAX
MAX4864L
MAX4867
Undervoltage Lockout
Threshold
TYP
1.5
_______________________________________________________________________________________
mA
V
0.4
V
Overvoltage Protection Controllers
with Reverse Polarity Protection
(VIN = +5V (MAX4864L/MAX4865L/MAX4866L), VIN = +4V (MAX4867), TA = -40°C to +85°C, CGATEN = 500pF, unless otherwise
noted. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
SYMBOL
EN Input Leakage Current
ILKG
CONDITIONS
MIN
TYP
EN = GND or +5.5V
MAX
UNITS
1
µA
TIMING
Startup Delay
tSTART
VIN > UVLO to VGATEN > 0.3V, Figure 1
20
50
80
ms
FLAG Blanking Time
tBLANK
VGATEN > 0.3V to VFLAG < 0.3V, Figure 1
20
50
80
ms
GATEN Turn-On Time
tGON
CGATEN = 500pF, VGATEN = 0.3V to +8V
(MAX4864L/MAX4865L/MAX4866L)
VGATEN = 0.3V to +7V (MAX4867), Figure 1
10
tGOFF
VIN rising at 3V/µs from +5V to +8V
(MAX4864L/MAX4865L/MAX4866L),
or from +4V to +7V (MAX4867)
VGATEN = 0.3V, CGATEN = 500pF, Figure 2
7
FLAG Assertion Delay
tFLAG
VIN rising at 3V/µs from 5V to 8V
(MAX4864L/MAX4865L/MAX4866L),
or from +4V to +7V (MAX4867), VFLAG = 0.3V,
Figure 2
3.5
µs
Initial Overvoltage Fault Delay
tOVP
VIN rising at 3V/µs from 0V to +9V, time from
VIN = 5V to IGATEN = 80% of IPD (GATEN pulldown
current), Figure 3
1.5
µs
GATEN Turn-Off Time
ms
20
µs
Disable Time
tDIS
VEN = +2.4V, VGATEN = 0.3V, Figure 4
2
µs
Note 1: All parts are 100% tested at +25°C. Electrical limits across the full temperature range are guaranteed by design and correlation.
+5V
VIN
VIN
VUVLO
VOVLO
tFLAG
+5V
tGON
tGOFF
+8V (+7V)*
tSTART
VGATEN
VGATEN
+0.3V
+0.3V
VFLAG
tBLANK
*MAX4867
Figure 1. Startup Timing Diagram
VIN
+0.3V
VFLAG
+0.3V
Figure 2. Shutdown Timing Diagram
VEN
VOVLO
+2.4V
0V
tOVP
tDIS
80%
IGATEN
VGATEN
Figure 3. Power-Up Overvoltage Timing Diagram
+0.3V
Figure 4. Disable Timing Diagram
_______________________________________________________________________________________
3
MAX4864L/MAX4865L/MAX4866L/MAX4867
ELECTRICAL CHARACTERISTICS (continued)
Typical Operating Characteristics
(TA = +25°C, unless otherwise noted.)
REVERSE CURRENT vs. OUTPUT VOLTAGE
(MAX4864L)
200
150
100
0.3
EN = 0V
REVERSE CURRENT (μA)
250
80
MAX4864 toc02
EN = 3V
REVERSE CURRENT (μA)
300
SUPPLY CURRENT (μA)
0.4
MAX4864 toc01
350
REVERSE CURRENT vs. OUTPUT VOLTAGE
(MAX4864L)
0.2
0.1
MAX4864 toc03
SUPPLY CURRENT vs. SUPPLY VOLTAGE
(MAX4864L)
60
DEVICE TURNS ON
AT TRANSITION
40
20
50
0
0
5
10
15
20
25
30
0
0
1
2
3
5
4
0
1
2
3
SUPPLY VOLTAGE (V)
OUTPUT VOLTAGE (V)
OUTPUT VOLTAGE (V)
MAX4864L/MAX4865L/MAX4866L
GATEN VOLTAGE vs. INPUT VOLTAGE
MAX4867
GATEN VOLTAGE vs. INPUT VOLTAGE
POWER-UP RESPONSE
9
MAX4865L
6
3
12
GATEN VOLTAGE (V)
MAX4864L
12
5
5V
MAX4867
5V
9
IN
0V
6
10V
GATEN
0V
5V
0
0
0
2
4
6
8
0V
0
2
INPUT VOLTAGE (V)
4
6
8
20ms/div
INPUT VOLTAGE (V)
POWER-UP RESPONSE
OVERVOLTAGE RESPONSE
MAX4864 toc07
MAX4864 toc08
ADAPTER
5V/div
8V
ADAPTER
5V
IN
5V/div
OUT
5V/div
8V
IN
5V
GATEN
5V/div
IIN
1A/div
IGATEN
10mA/div
FLAG
5V/div
20ms/div
4
ADAPTER
0V
3
MAX4866L
4
MAX4864 toc06
15
MAX4864 toc04
15
MAX4864 toc05
0
GATEN VOLTAGE (V)
MAX4864L/MAX4865L/MAX4866L/MAX4867
Overvoltage Protection Controllers
with Reverse Polarity Protection
FLAG
5V/div
2μs/div
_______________________________________________________________________________________
FLAG
Overvoltage Protection Controllers
with Reverse Polarity Protection
POWER-UP OVERVOLTAGE RESPONSE
NEGATIVE VOLTAGE RESPONSE
MAX4864 toc09
MAX4864 toc10
8V
5V
ADAPTER
0V
ADAPTER
0V
8V
IN
0V
GATEP
0V
IN
0V
GATEN
0V
5V
FLAG
0V
20ms/div
5V
FLAG
0V
20ms/div
_______________________________________________________________________________________
5
MAX4864L/MAX4865L/MAX4866L/MAX4867
Typical Operating Characteristics (continued)
(TA = +25°C, unless otherwise noted.)
MAX4864L/MAX4865L/MAX4866L/MAX4867
Overvoltage Protection Controllers
with Reverse Polarity Protection
Pin Configuration
TOP VIEW
+
+
IN 1
GND 2
MAX4864L
MAX4865L
MAX4866L
MAX4867
FLAG 3
SOT23
6
EN
GND
1
5
GATEP
FLAG
2
4
GATEN
IN
3
MAX4864L
MAX4865L
MAX4866L
MAX4867
6
GATEN
5
GATEP
4
EN
μDFN
Pin Description
PIN
MAX4864LEUT/
MAX4865LEUT/
MAX4866LEUT/
MAX4867EUT
MAX4864LELT/
MAX4865LELT/
MAX4866LELT/
MAX4867ELT
1
3
IN
2
1
GND
Ground
6
NAME
FUNCTION
Voltage Input. IN is both the power-supply input and the overvoltage sense input.
3
2
FLAG
Fault-Indication Output. When EN goes high, FLAG becomes high-impedance. FLAG
is asserted high during undervoltage lockout and overvoltage lockout conditions.
FLAG is deasserted during normal operation. FLAG is an open-drain output.
4
6
GATEN
n-Channel MOSFET Gate-Drive Output. GATEN is the output of an on-chip charge
pump. When VUVLO < VIN < VOVLO, GATEN is driven high to turn on the external
n-channel MOSFET.
5
5
GATEP
p-Channel MOSFET Gate-Drive Output. GATEP is always on when input is above
ground and off when input drops below ground.
6
4
EN
Active-Low Enable Input. Connect to ground in normal operation. Drive EN high to
disable device and enter shutdown mode.
_______________________________________________________________________________________
Overvoltage Protection Controllers
with Reverse Polarity Protection
The MAX4864L/MAX4865L/MAX4866L/MAX4867 provide
up to +28V overvoltage and negative voltage protection
for low voltage systems. When the input voltage exceeds
the overvoltage trip level, the MAX4864L/MAX4865L/
MAX4866L/MAX4867 turn off a low-cost external n-channel
MOSFET to prevent damage to the protected components. The devices also drive an external p-channel
MOSFET to protect against negative voltage inputs. An
internal charge-pump (see the Functional Diagram),
drives the MOSFET GATEN for a simple, robust solution.
On power-up, the device waits for 50ms before driving
GATEN high. The open-drain FLAG output is kept at a
high impedance for an additional 50ms after GATEN goes
high before deasserting. The FLAG output asserts high
immediately to an overvoltage fault.
Undervoltage Lockout (UVLO)
The MAX4864L/MAX4865L/MAX4866L have a fixed
+2.85V typical UVLO level, and the MAX4867 has
+2.5V UVLO level. When VIN is less than the UVLO, the
GATEN driver is held low and FLAG is asserted.
Overvoltage Lockout (OVLO)
The MAX4864L has a +7.4V typical OVLO threshold;
the MAX4865L has +6.35V typical OVLO threshold; the
MAX4866L has a +5.8V typical OVLO threshold; and
the MAX4867 has a +4.65V typical OVLO threshold.
When VIN is greater than OVLO, the GATEN driver is
held low and FLAG is asserted.
output voltage is a function of input voltage, as shown
in the Typical Operating Characteristics.
GATEP Driver
When the input voltage drops below ground, GATEP
goes high turning the external p-channel MOSFET off.
When the input voltage goes above ground, GATEP
pulls low and turns on the p-channel MOSFET. An internal clamp protects the p-channel MOSFET by insuring
that the GATEP-to-IN voltage does not exceed +16V
when the input (IN) rises to +28V.
Device Operation
The MAX4864L/MAX4865L/MAX4866L/MAX4867 have
an on-board state machine to control device operation.
A flowchart is shown in Figure 5. On initial power-up, if
VIN < UVLO or if VIN > OVLO, GATEN is held at 0V and
FLAG is high.
If UVLO < VIN < OVLO, the device enters startup after a
50ms internal delay. The internal charge pump is
enabled, and GATEN begins to be driven above VIN by
the internal charge pump. FLAG is held high during
startup until the FLAG blanking period expires, typically
50ms after the GATEN starts going high. At this point,
the device is in its on-state.
At any time if VIN drops below UVLO, FLAG is driven
high and GATEN is driven to ground.
STANDBY
GATEN = 0
FLAG = HIGH
FLAG Output
The open-drain FLAG output is used to signal to the
host system when there is a fault with the input voltage.
On power-up, FLAG is held high for 50ms after GATEN
turns on, before deasserting. FLAG asserts immediately
to overvoltage and undervoltage faults. When the fault
condition is removed, FLAG deasserts 50ms after
GATEN turns on. Connect a pullup resistor from FLAG
to the logic I/O voltage of the host system.
VIN > UVLO
TIMER STARTS
COUNTING
t = 50ms
VIN < UVLO
GATEN Driver
An on-chip charge pump is used to drive GATEN
above IN, allowing the use of a low-cost n-channel
MOSFET. The charge pump operates from the internal
+5.5V regulator.
The actual GATEN output voltage tracks approximately
two times VIN until VIN exceeds +5.5V, or the OVLO trip
level is exceeded, whichever comes first. The
MAX4864L has a +7.4V typical OVLO, therefore GATEN
remains relatively constant at approximately +10.5V for
+5.5V < VIN < +7.4V. The MAX4866L has a +5.8V typical OVLO, but this can be as low as +5.5V. The GATEN
OVLO CHECK
GATEN = 0
FLAG = HIGH
VIN > OVLO
STARTUP
GATEN DRIVEN HIGH
FLAG = HIGH
VIN > OVLO
t = 50ms
ON
GATEN HIGH
FLAG = LOW
Figure 5. State Diagram
_______________________________________________________________________________________
7
MAX4864L/MAX4865L/MAX4866L/MAX4867
Detailed Description
MAX4864L/MAX4865L/MAX4866L/MAX4867
Overvoltage Protection Controllers
with Reverse Polarity Protection
ADAPTER
-28V TO +28V
N
P
N
OUTPUT
1μF
that if the input is actually pulled low, the output will
also be pulled low due to the parasitic body diode in
the MOSFET. If this is a concern, then the back-to-back
configuration should be used.
MOSFET Selection
IN
GATEP
MAX4864L
MAX4865L
MAX4866L
MAX4867
GND
The MAX4864L/MAX4865L/MAX4866L/MAX4867 are
designed for use with a complementary MOSFET or single p-channel and dual back-to-back n-channel
MOSFETs. In most situations, MOSFETs with RON specified for a VGS of 4.5V work well. Also the VDS should
be +30V for the MOSFET to withstand the full +28V IN
range of the MAX4864L/MAX4865L/MAX4866L/
MAX4867. Table 1 shows a selection of MOSFETs
which are appropriate for use with the MAX4864L/
MAX4865L/MAX4866L/MAX4867.
GATEN
VIO
FLAG
Figure 6. Back-to-Back External MOSFET Configuration
IN Bypass Considerations
Applications Information
MOSFET Configuration
The MAX4864L/MAX4865L/MAX4866L/MAX4867 can be
used with either a complementary MOSFET configuration
as shown in the Typical Operating Circuit, or can be configured with a single p-channel MOSFET and back-toback n-channel MOSFETs as shown in Figure 6.
The MAX4864L/MAX4865L/MAX4866L/MAX4867 can drive
either a complementary MOSFET or a single p-channel
MOSFET and back-to-back n-channel MOSFETs. The
back-to-back configuration has almost zero reverse current when the adapter is not present or when the
adapter voltage is below the UVLO threshold.
If reverse current leakage is not a concern, a single
MOSFET can be used. This approach has half the loss
of the back-to-back configuration when used with similar MOSFET types and is a lower cost solution. Note
For most applications, bypass ADAPTER to GND with a
1µF ceramic capacitor. If the power source has significant inductance due to long lead length, take care to
prevent overshoots due to the LC tank circuit and provide protection if necessary to prevent exceeding the
+30V absolute maximum rating on IN.
ESD Test Conditions
ESD performance depends on a number of conditions. The
MAX4864L/MAX4865L/MAX4866L/MAX4867 are specified
for ±15kV typical ESD resistance on IN when ADAPTER is
bypassed to ground with a 1µF ceramic capacitor.
Human Body Model
Figure 7 shows the Human Body Model, and Figure 8
shows the current waveform it generates when discharged into a low impedance. This model consists of a
100pF capacitor charged to the ESD voltage of interest,
which is then discharged into the device through a
1.5kΩ resistor.
Table 1. MOSFET Suggestions
PART
Si5504DC
CONFIGURATION/
PACKAGE
VGS MAX
(V)
Complementary
MOSFET/1206-8
±20
VDS MAX
(V)
RON AT 4.5V (mΩ)
+30
143 (n-MOSFET)
-30
290 (p-MOSFET)
Si5902DC
Dual/1206-8
±20
+30
143 (n-MOSFET)
Si1426DH
Single/µDFN-6
±20
+30
115 (n-MOSFET)
Si5435DC
Single/1206-8
±20
-30
80 (p-MOSFET)
FDC6561AN
Dual/SSOT-6
±20
+30
145 (n-MOSFET)
FDG315N
Single/µDFN-6
±20
+30
160 (n-MOSFET)
FDC658P
Single/SSOT-6
±20
-30
75 (p-MOSFET)
FDC654P
Single/SSOT-6
±20
-30
125 (p-MOSFET)
8
MANUFACTURER
Vishay Siliconix
Fairchild Semiconductor
_______________________________________________________________________________________
Overvoltage Protection Controllers
with Reverse Polarity Protection
CHARGE-CURRENT
LIMIT RESISTOR
HIGHVOLTAGE
DC
SOURCE
Cs
100pF
RD
1.5kΩ
IP 100%
90%
DISCHARGE
RESISTANCE
Ir
AMPERES
STORAGE
CAPACITOR
DEVICE
UNDER
TEST
36.8%
10%
0
0
Figure 7. Human Body ESD Test Model
CHARGE-CURRENT
LIMIT RESISTOR
HIGHVOLTAGE
DC
SOURCE
Cs
150pF
tDL
CURRENT WAVEFORM
Figure 8. Human Body Current Waveform
RD
330Ω
I
100%
90%
DISCHARGE
RESISTANCE
STORAGE
CAPACITOR
TIME
tRI
IPEAK
RC
50MΩ TO 100MΩ
PEAK-TO-PEAK RINGING
(NOT DRAWN TO SCALE)
DEVICE
UNDER
TEST
10%
tR = 0.7ns TO 1ns
t
30ns
60ns
Figure 9. IEC 1000-4-2 ESD Test Model
Figure 10. IEC 1000-4-2 ESD Generator Current Waveform
IEC 1000-4-2
Since January 1996, all equipment manufactured
and/or sold in the European Union has been required to
meet the stringent IEC 1000-4-2 specification. The IEC
1000-4-2 standard covers ESD testing and performance of finished equipment. It does not specifically
refer to ICs. The MAX4864L/MAX4865L/MAX4866L/
MAX4867 help users design equipment that meets
Level 3 of IEC 1000-4-2, without additional ESD-protection components.
The main difference between tests done using the
Human Body Model and IEC 1000-4-2 is higher peak
current in IEC 1000-4-2. Because series resistance is
lower in the IEC 1000-4-2 ESD test model (Figure 9), the
ESD-withstand voltage measured to this standard is gen-
erally lower than that measured using the Human Body
Model. Figure 10 shows the current waveform for the
±8kV IEC 1000-4-2 Level 4 ESD Contact Discharge test.
The Air-Gap test involves approaching the device with a
charger probe. The Contact Discharge method connects
the probe to the device before the probe is energized.
Chip Information
PROCESS: BiCMOS
_______________________________________________________________________________________
9
MAX4864L/MAX4865L/MAX4866L/MAX4867
RC
1MΩ
MAX4864L/MAX4865L/MAX4866L/MAX4867
Overvoltage Protection Controllers
with Reverse Polarity Protection
Functional Diagram
ADAPTER
P
GATEP
N
IN
OUTPUT
GATEN
GND
MAX4864L
MAX4865L
MAX4866L
MAX4867
+15V CLAMP
+5.5V
REGULATOR
2x CHARGE
PUMP
GATE
DRIVER
VIO
UVLO AND OVLO
DETECTOR
EN
CONTROL
LOGIC AND TIMER
FLAG
Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in the
package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the
package regardless of RoHS status.
10
PACKAGE TYPE
PACKAGE CODE
DOCUMENT NO.
6 µDFN
L622-1
21-0164
6 SOT23
U6-1
21-0058
______________________________________________________________________________________
Overvoltage Protection Controllers
with Reverse Polarity Protection
REVISION
NUMBER
REVISION
DATE
DESCRIPTION
PAGES
CHANGED
2
5/10
Deleted package codes from the Ordering Information table;
updated the Pin Configuration, Figure 7, and Figure 8; deleted the transistor count
from the Chip Information section
1, 6, 8, 9
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 11
© 2010 Maxim Integrated Products
Maxim is a registered trademark of Maxim Integrated Products, Inc.
MAX4864L/MAX4865L/MAX4866L/MAX4867
Revision History