ETC UCD3138

UCD3138
用于隔离式电源的高集成数字控制器
PRODUCT PREVIEW information concerns products in the formative
or design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right
to change or discontinue these products without notice.
Literature Number: ZHCS429
March 2012
PRODUCT PREVIEW
Data Manual
UCD3138
www.ti.com.cn
ZHCS429 – MARCH 2012
内容
1
................................................................................................................................... 6
特性 ........................................................................................................................... 6
应用范围 ...................................................................................................................... 7
概览 ................................................................................................................................... 7
2.1
说明 ........................................................................................................................... 7
2.2
订购信息 ...................................................................................................................... 8
2.3
产品选择矩阵 ................................................................................................................ 8
2.4
功能方框图 ................................................................................................................... 9
2.5
UCD3138 64 QFN – 引脚分配 ........................................................................................... 10
2.6
引脚功能 .................................................................................................................... 11
2.7
UCD3138 40 QFN – 引脚分配 ........................................................................................... 13
2.8
引脚功能 .................................................................................................................... 14
Electrical Specifications ..................................................................................................... 15
3.1
ABSOLUTE MAXIMUM RATINGS ...................................................................................... 15
3.2
THERMAL INFORMATION .............................................................................................. 15
3.3
RECOMMENDED OPERATING CONDITIONS ....................................................................... 15
3.4
ELECTRICAL CHARACTERISTICS .................................................................................... 15
3.5
PMBus/SMBus/I2C Timing ............................................................................................... 19
3.6
Power On Reset (POR) / Brown Out Reset (BOR) ................................................................... 20
3.7
Typical Clock Gating Power Savings ................................................................................... 21
Functional Overview .......................................................................................................... 22
4.1
ARM Processor ............................................................................................................ 22
4.2
Memory ..................................................................................................................... 22
4.2.1
CPU Memory Map and Interrupts ............................................................................ 22
4.2.1.1
Memory Map (After Reset Operation) ........................................................... 22
4.2.1.2
Memory Map (Normal Operation) ................................................................ 23
4.2.1.3
Memory Map (System and Peripherals Blocks) ................................................ 23
4.2.2
Boot ROM ....................................................................................................... 23
4.2.3
Customer Boot Program ....................................................................................... 24
4.2.4
Flash Management ............................................................................................. 24
4.3
System Module ............................................................................................................ 24
4.3.1
Address Decoder (DEC) ....................................................................................... 24
4.3.2
Memory Management Controller (MMC) .................................................................... 24
4.3.3
System Management (SYS) ................................................................................... 24
4.3.4
Central Interrupt Module (CIM) ............................................................................... 25
4.4
Peripherals ................................................................................................................. 26
4.4.1
Fusion Digital Power Peripherals ............................................................................. 26
4.4.1.1
Front End ............................................................................................ 26
4.4.1.2
DPWM Module ..................................................................................... 27
4.4.1.3
DPWM Events ...................................................................................... 28
4.4.1.4
High Resolution PWM ............................................................................. 30
4.4.1.5
Over Sampling ...................................................................................... 30
4.4.1.6
DPWM Interrupt Generation ...................................................................... 30
4.4.1.7
DPWM Interrupt Scaling/Range .................................................................. 30
4.5
DPWM Modes of Operation .............................................................................................. 31
4.5.1
Normal Mode .................................................................................................... 31
4.6
Phase Shifting ............................................................................................................. 33
4.7
DPWM Multiple Output Mode ............................................................................................ 34
4.8
DPWM Resonant Mode .................................................................................................. 36
4.9
Triangular Mode ........................................................................................................... 37
4.10 Leading Edge Mode ....................................................................................................... 38
介绍
1.1
1.2
2
3
PRODUCT PREVIEW
4
2
内容
版权 © 2012, Texas Instruments Incorporated
UCD3138
4.11
4.12
4.13
4.14
4.15
4.16
4.17
4.18
4.19
4.20
4.21
4.22
4.23
4.24
5
6
7
ZHCS429 – MARCH 2012
Sync FET Ramp and IDE Calculation ..................................................................................
Automatic Mode Switching ...............................................................................................
4.12.1 Phase Shifted Full Bridge Example ..........................................................................
4.12.2 LLC Example ....................................................................................................
4.12.3 Mechanism for Automatic Mode Switching ..................................................................
DPWMC, Edge Generation, IntraMux ..................................................................................
Filter .........................................................................................................................
4.14.1 Loop Multiplexer ................................................................................................
4.14.2 Fault Multiplexer ................................................................................................
Communication Ports .....................................................................................................
4.15.1 SCI (UART) Serial Communication Interface ...............................................................
4.15.2 PMBUS ..........................................................................................................
4.15.3 General Purpose ADC12 ......................................................................................
4.15.4 Timers ............................................................................................................
4.15.4.1 24-bit PWM Timer ..................................................................................
4.15.4.2 16-Bit PWM Timers ................................................................................
4.15.4.3 Watchdog Timer ....................................................................................
Miscellaneous Analog .....................................................................................................
Package ID Information ...................................................................................................
Brownout ...................................................................................................................
Global I/O ...................................................................................................................
Temperature Sensor Control .............................................................................................
I/O Mux Control ............................................................................................................
4.21.1 JTAG Use for I/O and JTAG Security ........................................................................
Current Sharing Control ..................................................................................................
Temperature Reference ..................................................................................................
Power Disable Control or (Clock Gating Control) .....................................................................
40
40
40
41
42
43
44
46
47
49
49
49
50
51
51
52
52
52
52
52
53
54
54
55
55
55
56
IC Grounding and Layout Recommendations ........................................................................ 57
References ....................................................................................................................... 58
Mechanical Data ................................................................................................................ 59
版权 © 2012, Texas Instruments Incorporated
内容
3
PRODUCT PREVIEW
www.ti.com.cn
UCD3138
ZHCS429 – MARCH 2012
www.ti.com.cn
图片列表
3-1
I2C/SMBus/PMBus Timing Diagram ........................................................................................... 20
3-2
Bus timing in Extended Mode
3-3
4-1
4-2
4-3
4-4
4-5
..................................................................................................
Power On Reset (POR) / Brown Out Reset (BOR) ..........................................................................
EADC Module .....................................................................................................................
Fault Mux Block Diagram .......................................................................................................
PMBus Address Detection Method ............................................................................................
ADC12 Control Block Diagram .................................................................................................
Internal Temp Sensor ............................................................................................................
20
20
27
49
50
51
54
PRODUCT PREVIEW
4
图片列表
版权 © 2012, Texas Instruments Incorporated
UCD3138
www.ti.com.cn
ZHCS429 – MARCH 2012
图表列表
..........................................................................................................................
..........................................................................................................................
2
I C/SMBus/PMBus Timing Characteristics ....................................................................................
Interrupt Priority Table ...........................................................................................................
DPWM Interrupt Divide Ratio ...................................................................................................
2-1
引脚功能
11
2-2
引脚功能
14
3-1
4-1
30
PRODUCT PREVIEW
4-2
19
25
版权 © 2012, Texas Instruments Incorporated
图表列表
5
UCD3138
ZHCS429 – MARCH 2012
www.ti.com.cn
用于隔离式电源的高集成数字控制器
查询样品: UCD3138
1
介绍
1.1
特性
1
PRODUCT PREVIEW
• 可对多达 3 个独立式反馈环路的数字控制
– 专用的基于 PID 的硬件
– 2 极 / 2 零可配置
– 非线性控制
• 高达 16MHz 的误差模数转换器 (EADC)
– 可配置低至 1mV/LSB 的分辨率
– 自动分辨率选择
– 高达 8 倍过度采样
– 基于硬件的取平均值操作（高达 8x）
）
– 14 位高效数模转换器 (DAC)
• 高达 8 个高分辨率数字脉宽已调制 (DPWM) 输出
– 脉宽分辨率为 250ps
– 频率分辨率为 4ns
– 相位分辨率为 4ns
– 输出间的可调相移
– 配对间的可调死区（无信号范围）
– 高达 2MHz 开关频率
• 可配置的 PWM 边沿运动
– 后缘调制
– 前缘调制
– 双边沿调制
• 可配置的反馈控制
– 电压模式
– 平均电流模式
– 峰值电流模式控制
– 持续电流
– 持续电源
• 可配置调制方法
– 频率调制
– 相移调制
– 脉宽调制
• 快速，自动和平滑模式开关
– 频率调制和 PWM
– 相移调制和 PWM
• 高效和轻负载管理
– 突发模式
– 理想的二极管仿真
– 同步镇流器软启动/关
关闭
– 低集成电路 (IC) 待机功率
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
具有和不具有预偏置的软启动/停
停止
快速输入电压前馈硬件
一次侧电压感应
铜走线电流感应
针对非峰值电流模式控制应用的磁通和相位电流均
衡
电流共享总线支持
– 模拟平均
– 主/从
从
特有丰富的故障保护选项
– 7 个高速模拟比较器
– 逐周期电流限制
– 可编程故障计数
– 外部故障输入
– 4-10 个数字比较器
– 可编程消隐时间
多重 UCD313x 器件间的 DPWM 波形同步
14 通道，12 位，265ksps 通用 ADC，
，并具有集成
的
– 可编程平均滤波器
– 双采样保持
内部温度传感器
完全可编程高性能 31.25MHz，
，32 位 ARM7TDMIS 处理器
– 32k 字节 (kB) 编程闪存
– 具有纠错码 (ECC) 的 2kB 数据闪存
– 4kB 数据 RAM
– 4kB 启动 ROM 通过 I2C 或者 UART 在场中启用
固件启动-载
载入
通信外设
– I2C / 电源管理总线 (PMBus)
– 2 个 UART
JTAG 调试端口
具有可选输入引脚的定时器捕捉
多达 5 个附加的通用定时器
内置安全装置：BOD 和 POR
64 引脚方形扁平无引脚 (QFN) 和 40 引脚 QFN 封
装
运行温度：–40°C 至 125°C
整合数字电源 GUI 支持
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
版权 © 2012, Texas Instruments Incorporated
PRODUCT PREVIEW information concerns products in the formative or design phase of
development. Characteristic data and other specifications are design goals. Texas
Instruments reserves the right to change or discontinue
English
these
Data
products
Sheet:
without
SLUSAP2
notice.
UCD3138
www.ti.com.cn
1.2
•
•
•
ZHCS429 – MARCH 2012
应用范围
电源和电信整流器
功率因数校正
独立的 dc-dc 模块
2
概览
2.1
说明
UCD3138 是一款德州仪器 (TI) 数字电源控制器，此控制器在一个单一芯片解决方案内提供高集成度和出色
性能。 UCD3138 灵活的特性使得此器件适合于品种繁多的电源转换应用。 此外，器件内的多重外设已进行
了专门优化以提升 ac/dc 和隔离的 dc/dc 应用性能并减少 IT 和网络基础设施空间内的解决方案组件数量。
在 UCD3138 控制器的内核上是数字控制环路外设，也被称为联合数字电源外设 (FDPP)。 每个 FDPP 运行
一个包含专用误差模数转换器 (EADC) 的高速数字控制环路，一个基于 PID 的 2 极 - 2 零数字补偿器和具有
250ps 脉宽分辨率的 DPWM 输出。 此器件还包含一个 12 位、265ksps 通用 ADC，此 ADC 具有多达 14
个通道、定时器、中断控制、JTAG 调试和 PMBus 以及 UART 通信端口。 此器件基于一个执行实时监控、
配置外设且管理通信的 ARM7TDMI-S 精简指令集微控制器。 ARM 微控制器从可编程闪存存储器以及片载
RAM 和 ROM 里执行它的程序。
除了 FDPP，特定电源管理外设已被添加以便在全部运行范围内启用高效、针对增加的功率密度的高集成
度、可靠性、和最低总体系统成本以及支持最广泛控制体系和拓扑数量的高灵活性。 此类外设包括：轻负载
突发模式、同步整流、LLC 和移相全桥模式开关、输入电压前馈、铜走线电流感应、理想的二极管仿真、持
续电流持续管理控制、同步整流软启动和关闭、峰值电流控制模式、磁通均衡、二次侧输入电压感应、高分
辨率电流共享、具有预偏置电压的硬件可配置软启动、以及几个其它特性。 已经针对电压模式和峰值电流模
式、受控相位迁移全桥、单双相位 PFC、无桥 PFC、硬开关全桥和半桥、以及 LLC 半桥和全桥进行了拓扑
支持优化。
版权 © 2012, Texas Instruments Incorporated
概览
7
PRODUCT PREVIEW
UCD3138 是一款完全可编程解决方案，此方案可以使用户对他们的应用进行完全控制，以及很多的区分他
们的解决方案的能力。 与此同时，TI 致力于通过提供同类产品最佳的开发工具以简化我们用户的开发工
作，这些开发工具包括应用固件、Code Composer Studio™ 软件开发环境、和 TI 的整合电源开发 GUI，这
使得用户能够配置和监控关键系统参数。
UCD3138
ZHCS429 – MARCH 2012
www.ti.com.cn
订购信息
2.2
器件型号
引脚总数
封装
电源
顶端标记
运行温度
范围，TA
UCD3138RGCT
64
QFN
250（小卷带）
UCD3138
－40°C 至 125°C
UCD3138RGCR
64
QFN
2000（大卷带）
UCD3138
－40°C 至 125°C
UCD3138RHAT
40
QFN
250（小卷带）
UCD3138
－40°C 至 125°C
UCD3138RHAR
40
QFN
2500（大卷带）
UCD3138
－40°C 至 125°C
产品选择矩阵
2.3
功能 ：
ARM7TDMI-S 内核处理器
UCD3138 64 引脚
UCD3138 40 引脚
31.25MHz
31.25MHz
高分辨率数字脉宽调制 (DPWM) 输出（250ps 分辨率）
8
8
高速独立反馈环路数量（# 经调节的输出电压）
3
3
12 位、265ksps、通用 ADC 通道
14
7
ADC 输出上的数字比较器
4
4
闪存存储器（程序）
32KB
32KB
闪存存储器（数据）
2KB
2KB
闪存安全
PRODUCT PREVIEW
√
√
4KB
4KB
DPWM 开关频率
高达 2MHz
高达 2MHz
可编程故障输出
4
1 + 2 (1)
具有逐周期电流限制的高速模拟比较器
(2)
RAM
UART (SCI)
电源管理总线 (PMBus)
定时器
7
6 (2)
1 + 1 (1)
2
√
√
4（16 位）和 1（24 位）
4（16 位）和 1（24 位）
定时器 PWM 输出
2
1
定时器捕捉输入
1
1 (1)
安全装置
√
√
片载振荡器
√
√
加电复位和欠压复位
√
√
√
√
JTAG
提供的封装
内部基准（容差）
64 引脚方形扁平无引线封装
40 引脚 QFN (6mm x 6mm)
(QFN) (9mm x 9mm)
±1%
±1%
同步输入和同步输出功能
√
√
全部 GPIO（包括所有具有复用功能的引脚，例如 DPWM、故障输入、SCI 等）
30
17
外部中断
1
0
(1)
(2)
8
这个数字代表一个可通过固件进行编程的替代阳引脚。 细节请参见外设编程手册。
为了使简单过压保护 (OVP) 和欠压保护 (UVP) 连接更加便捷，比较器 B 和 C 被连接至 AD03 引脚。
概览
版权 © 2012, Texas Instruments Incorporated
UCD3138
www.ti.com.cn
2.4
ZHCS429 – MARCH 2012
功能方框图
Loop MUX
Front End 0
EAP0
EAN0
EADC
DAC0
DPWM0A
PID Based
Filter 0
Soft Start Control
Filter 1 or 2 (Loop Nesting)
CPCC Module
Additional peripherals exist for analog peak current mode control.
DPWM0
DPWM0B
DPWM1A
PID Based
Filter 1
DPWM1
PID Based
Filter 2
DPWM2
Constant Power Constant
Current
DPWM3
DPWM1B
DPWM2A
DPWM2B
EAP1
Front End 1
EAN1
EAP2
DPWM3A
DPWM3B
Front End Averaging
Front End 2
SYNC
EAN2
Digital Comparators
Input Voltage Feed Forward
ADC_EXT_TRIG
AD[13:0]
ADC12
PMBUS_ALERT
ADC12 Control
Sequencing, Averaging,
Digital Compare, Dual
Sample and hold
PMBUS_CTRL
PMBus
PMBUS_DATA
AD00
PMBUS_CLK
AD01
Internal Temperature
Sensor
AD02
AGND
AD13
Current Share
Analog, Average, Master/Slave
PWM0
Timers
4 – 16 bit (PWM)
1 – 24 bit
Oscillator
PWM1
TCAP
SCI_TX0
AD02
ARM7TDMI-S
32 bit, 31.25 MHz
Analog
Comparators
UART1
B
C
D
AD13
E
V33DIO
VREG
DGND
Power and
1.8 V Voltage
Regulator
AD06
F
V33A
版权 © 2012, Texas Instruments Incorporated
EXT_INT
FAULT0
GPIO
Control
Fault MUX &
Control
Cycle by Cycle
Current Limit
G
FAULT1
FAULT2
Power On Reset
FAULT3
/RESET
Brown Out Detection
TCK
Digital
Comparators
JTAG
AD07
AGND
SCI_RX1
Memory
PFLASH 32 kB
DFLASH 2 kB
RAM 4 kB
ROM 4 kB
AD03
V33D
SCI_RX0
SCI_TX1
A
AD04
UART0
TDI
TMS
TDO
概览
9
PRODUCT PREVIEW
Advanced Power Control
Mode Switching, Burst Mode, IDE,
Synchronous Rectification soft on & off
UCD3138
ZHCS429 – MARCH 2012
概览
AD09
AD08
AD05
AD02
AD01
AD00
V33A
AGND
EAN2
EAP2
EAN1
EAP1
EAN0
EAP0
AGND
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
AGND
1
48
AGND
AD13
2
47
V33D
AD12
3
46
BP18
AD10
4
45
V33DIO
AD07
5
44
DGND
AD06
6
43
FAULT3
AD04
7
42
FAULT2
AD03
8
41
TCAP
V33DIO
9
40
TMS
DGND
10
39
TDI/SCI_RX0/PMBUS_CTRL/FAULT1
/RESET
11
38
TDO/SCI_TX0/PMBUS_ALERT/FAULT0
ADC_EXT_TRIG/TCAP/SYNC/PWM0
12
37
TCK/TCAP/SYNC/PWM0
SCI_RX0
13
36
FAULT1
SCI_TX0
14
35
FAULT0
PMBUS_CLK/SCI_TX0
15
34
INT_EXT
PMBUS_DATA/SCI_RX0
16
33
DGND
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
DPWM1A
DPWM1B
DPWM2A
DPWM2B
DPWM3A
DPWM3B
DGND
SYNC/TCAP/ADC_EXT_TRIG/PWM0
PMBUS_ALERT
PMBUS_CTRL
SCI_TX1/PMBUS_ALERT
SCI_RX1/PMBUS_CTRL
PWM0
PWM1
UCD3138
(64 QFN)
DPWM0B
PRODUCT PREVIEW
10
AD11
UCD3138 64 QFN – 引脚分配
DPWM0A
2.5
www.ti.com.cn
版权 © 2012, Texas Instruments Incorporated
UCD3138
www.ti.com.cn
ZHCS429 – MARCH 2012
引脚功能
2.6
下面的表格中说明了附件引脚的功能性。
表 2-1. 引脚功能
名称
主分配
替代分配
编号1
编号2
编号3
可配置
为一个 GPIO 吗？
TCAP
SYNC
PWM0
支持
1
AGND
模拟接地
2
AD13
12 位 ADC、通道 13、比较器 E、I-共享
3
AD12
12 位 ADC、通道 12
4
AD10
12 位 ADC，通道 10
5
AD07
12 位 ADC、通道 7、连接至比较器 G
6
AD06
12 位 ADC、通道 6、连接至比较器 F
7
AD04
12 位 ADC、通道 4、连接至比较器 D
8
AD03
12 位 ADC、通道 3、连接至比较器 B 和 C
9
V33DIO
数字 I/O 3.3V 内核电源
10
数字接地 (DGND)
数字接地
11
复位
器件复位输入、低电平有效
12
ADC_EXT_TRIG
ADC 转换外部触发器输入
13
SCI_RX0
SCI RX 0
14
SCI_TX0
SCI TX 0
15
PMBUS_CLK
PMBUS 时钟（开漏）
SCI TX 0
支持
16
PMBUS_DATA
PMBus 数据（开漏）
SCI RX 0
支持
17
DPWM0A
DPWM 0A 输出
支持
18
DPWM0B
DPWM 0B 输出
支持
19
DPWM1A
DPWM 1A 输出
支持
20
DPWM1B
DPWM 1B 输出
支持
21
DPWM2A
DPWM 2A 输出
支持
22
DPWM2B
DPWM 2B 输出
支持
23
DPWM3A
DPWM 3A 输出
支持
24
DPWM3B
DPWM 3B 输出
支持
25
数字接地 (DGND)
数字接地
26
SYNC
DPWM 同步引脚
27
PMBUS_ALERT
PMBus 警报（开漏）
28
PMBUS_CTRL
PMBUS 控制（开漏）
支持
支持
TCAP
ADC_EXT_
TRIG
PWM0
支持
支持
支持
29
SCI_TX1
SCI_TX1
PMBUS_AL
ERT
30
SCI_RX1
SCI RX 1
PMBUS_CT
RL
31
PWM0
通用 PWM 0
支持
32
PWM1
通用 PWM 1
支持
33
数字接地 (DGND)
数字接地
34
INT_EXT
外部中断
支持
35
FAULT0
外部故障输入 0
支持
36
FAULT1
外部故障输入 1
37
TCK
JTAG TCK
支持
支持
支持
TCAP
SYNC
PWM0
支持
FAULT0
支持
FAULT1
支持
38
TDO
JTAG TDO
SCI_TX0
电源管理总
线_警报
(PMBUS_AL
ERT)
39
TDI
JTAG TDI
SCI_RX0
电源管理总
线_控制
(PMBUS_C
TRL)
40
TMS
JTAG TMS
支持
41
TCAP
定时器捕捉输入
支持
版权 © 2012, Texas Instruments Incorporated
PRODUCT PREVIEW
引脚
概览
11
UCD3138
ZHCS429 – MARCH 2012
www.ti.com.cn
表 2-1. 引脚功能 (continued)
引脚
PRODUCT PREVIEW
12
名称
主分配
替代分配
编号1
编号2
编号3
可配置
为一个 GPIO 吗？
42
FAULT2
外部故障输入 2
支持
43
FAULT3
外部故障输入 3
支持
44
DGND
数字接地
45
V33DIO
数字 I/O 3.3V 内核电源
46
BP 18
1.8V 旁通
47
V33D
数字 3.3V 内核电源
48
AGND
基板模拟接地
49
AGND
模拟接地
50
EAP0
通道 #0、差分模拟电压、正输入
51
EAN0
通道 #0、差分模拟电压、负输入
52
EAP1
通道 #1、差分模拟电压、正输入
53
EAN1
通道 #1、差分模拟电压、负输入
54
EAP2
通道 #2、差分模拟电压、正输入
55
EAN2
通道 #2、差分模拟电压、负输入
56
AGND
模拟接地
57
V33A
模拟 3.3V 电源
58
AD00
12 位 ADC，通道 0，被连接至电流源
59
AD01
12 位 ADC，通道 1，被连接至电流源
60
AD02
12 位 ADC，通道 2，被连接至电流源
61
AD05
12 位 ADC，通道 5
62
AD08
12 位 ADC，通道 8
63
AD09
12 位 ADC，通道 9
64
AD11
12 位 ADC，通道 11
概览
版权 © 2012, Texas Instruments Incorporated
UCD3138
www.ti.com.cn
EAN0
EAP0
35
EAN1
36
EAP1
37
AGND
38
EAP2
39
AD00
40
V33A
AD02
AD01
UCD3138 40 QFN – 引脚分配
34
33
32
31
AGND
AGND
1
AD13
2
AD06
3
AD04
4
AD03
5
DGND
6
/RESET
7
24
TMS
ADC_EXT_TRIG/TCAP/SYNC/PWM0
8
23
TDI/SCI_RX0/PMBUS_CTRL/FAULT1
PMBUS_CLK/SCI_TX0
9
22
TDO/SCI_TX0/PMBUS_ALERT/FAULT0
PMBUS_DATA/SCI_RX0
10
21
TCK/TCAP/SYNC/PWM0
30
12
13
14
15
16
17
18
19
20
DPWM1A
DPWM1B
DPWM2A
DPWM2B
DPWM3A
DPWM3B
PMBUS_ALERT
PMBUS_CTRL
29
AGND
28
BP18
27
V33D
26
DGND
25
FAULT2
PRODUCT PREVIEW
11
DPWM0B
UCD3138
(40 QFN)
DPWM0A
2.7
ZHCS429 – MARCH 2012
版权 © 2012, Texas Instruments Incorporated
概览
13
UCD3138
ZHCS429 – MARCH 2012
2.8
www.ti.com.cn
引脚功能
下面的表格中说明了附件引脚的功能性。
表 2-2. 引脚功能
引脚
PRODUCT PREVIEW
14
名称
替代分配
主分配
编号1
编号2
编号3
可配置
为一个 GPIO 吗？
TCAP
SYNC
PWM0
支持
1
AGND
模拟接地
2
AD13
12 位 ADC、被连接至比较器 E、I-共享
3
AD06
12 位 ADC、通道 6、被连接至比较器 F
4
AD04
12 位 ADC、通道 4、被连接至比较器 D
5
AD03
12 位 ADC、通道 3、被连接至比较器 B 和 C
6
DGND
数字接地
7
复位
器件复位输入、低电平有效
8
ADC_EXT_TRIG
ADC 转换外部触发器输入
9
PMBUS_CLK
PMBUS 时钟（开漏）
SCI_TX0
支持
10
PMBUS_DATA
PMBus 数据（开漏）
SCI_RX0
支持
11
DPWM0A
DPWM 0A 输出
支持
12
DPWM0B
DPWM 0B 输出
支持
13
DPWM1A
DPWM 1A 输出
支持
14
DPWM1B
DPWM 1B 输出
支持
15
DPWM2A
DPWM 2A 输出
支持
16
DPWM2B
DPWM 2B 输出
支持
17
DWPM3A
DPWM 3A 输出
支持
18
DPWM3B
DPWM 3B 输出
支持
19
PMBUS_ALERT
PMBus 警报（开漏）
支持
20
PMBUS_CTRL
PMBUS 控制（开漏）
支持
21
TCK
JTAG TCK
TCAP
SYNC
PWM0
支持
22
TDO
JTAG TDO
SCI_TX0
PMBUS_A
LERT
FAULT0
支持
23
TDI
JTAG TDI
SCI_RX0
PMBUS_C
TRL
FAULT1
支持
24
TMS
JTAG TMS
支持
25
FAULT2
外部故障输入 2
支持
26
DGND
数字接地
27
V33D
数字 3.3V 内核电源
28
BP 18
1.8V 旁通
29
AGND
基板模拟接地
30
AGND
模拟接地
31
EAP0
通道 #0、差分模拟电压、正输入
32
EAN0
通道 #0、差分模拟电压、负输入
33
EAP1
通道 #1、差分模拟电压、正输入
34
EAN1
通道 #1、差分模拟电压、负输入
35
EAP2
通道 #2、差分模拟电压、正输入
36
AGND
模拟接地
37
V33A
模拟 3.3V 电源
38
AD00
12 位 ADC、通道 0、被连接至电流源
39
AD01
12 位 ADC、通道 1、被连接至电流源
40
AD02
12 位 ADC、通道 2、被连接至比较器 A、I-共享
概览
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
3
Electrical Specifications
3.1
ABSOLUTE MAXIMUM RATINGS
(1)
over operating free-air temperature range (unless otherwise noted)
VALUE
UNIT
MIN
MAX
V33D
V33D to DGND
–0.3
3.8
V
V33DIO
V33DIO to DGND
–0.3
3.8
V
V33A
V33A to AGND
–0.3
3.8
V
|DGND –
AGND|
Ground difference
All Pins (2)
Voltage applied to any pin
–0.3
3.8
V
TOPT
Junction Temperature
–40
125
°C
TSTG
Storage temperature
–55
150
°C
(2)
V
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Referenced to DGND
3.2
THERMAL INFORMATION
THERMAL METRIC
UCD3138
UCD3138
64 PIN QFN
40 PIN
QFN
θJA
Junction-to-ambient thermal resistance
25.1
31.8
θJCtop
Junction-to-case (top) thermal resistance
10.5
18.5
θJB
Junction-to-board thermal resistance
4.6
6.8
ψJT
Junction-to-top characterization parameter
0.2
0.2
ψJB
Junction-to-board characterization parameter
4.6
6.7
θJCbot
Junction-to-case (bottom) thermal resistance
1.2
1.8
3.3
PRODUCT PREVIEW
(1)
0.3
UNITS
°C/W
RECOMMENDED OPERATING CONDITIONS
over operating free-air temperature range (unless otherwise noted)
MIN
TYP
MAX
V33D
Digital power
3.0
3.3
3.6
V33DIO
Digital I/O power
3.0
3.3
3.6
V33A
Analog power
3.0
3.3
3.6
V
TJ
Junction temperature
-40
-
125
°C
3.4
UNIT
V
ELECTRICAL CHARACTERISTICS
V33A = V33D = V33DIO = 3.3V; 1μF from VREG to DGND, TJ = –40°C to 125°C (unless otherwise noted)
PARAMETER
TEST CONDITION
MIN
TYP
MAX
UNIT
SUPPLY CURRENT
I33A
I33DIO
All GPIO and communication pins are
open
I33D
ROM program execution
I33D
Flash programming in ROM mode
I33
Total supply current with all peripherals
operating.
6.3
mA
0.35
mA
60
mA
70
mA
100
mA
Electrical Specifications
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
15
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
V33A = V33D = V33DIO = 3.3V; 1μF from VREG to DGND, TJ = –40°C to 125°C (unless otherwise noted)
PARAMETER
TEST CONDITION
MIN
TYP
MAX
UNIT
–0.15
1.998
V
-0.256
1.848
V
ERROR ADC INPUTS EAP, EAN
EAP-AGND
EAP-EAN
Error range
EAP-EAN Error voltage digital resolution
REA
Input impedance
IOFFSET
Input offset current
EADC Offset
AFE = 0
–256
248
mV
AFE = 3
0.95
1
1.20
mV
AFE = 2
1.90
2
2.30
mV
AFE = 1
3.72
4
4.45
mV
AFE = 0
7.3
8
9.10
AGND reference
0.5
–5
5
μA
Input voltage = 0 V at AFE = 0
–2
2
LSB
Input voltage = 0 V at AFE = 1
-2.5
2.5
LSB
Input voltage = 0 V at AFE = 2
-3
-3
LSB
Input voltage = 0 V at AFE = 3
-4
Sample Rate
PRODUCT PREVIEW
Analog Frond End Amplifier Bandwidth
4
LSB
16
MHz
100
Gain
A0
mV
MΩ
MHz
1
Minimum output voltage
V/V
100
mV
EADC DAC
DAC range
0
VREF DAC reference resolution
10 bit, No dithering enabled
VREF DAC reference resolution
With 4 bit dithering enabled
INL
DNL
Does not include MSB transition
–2.1
Settling Time
μV
3.0
LSB
1.6
LSB
-1.4
DAC reference voltage
1.58
From 10% to 90%
V
mV
97.6
–3.0
DNL at MSB transition
τ
1.6
1.56
LSB
1.61
250
V
ns
ADC12
IBIAS
Bias current for PMBus address pins
9.5
Measurement range for voltage monitoring
Internal ADC reference voltage
Internal ADC reference from 25°C
reference voltage (1)
0
–40°C to 125°C
2.475
25°C to –40°C
-0.4
25°C to 85°C
-1.8
25°C to 125°C
ADC Zero Scale Error
ADC_SAMPLINGSEL = 6 for all ADC12
data, 25 °C to 125 °C
ADC Full Scale Error
Input bias
(1)
16
2.5
V
2.525
V
mV
+/-2.5
LSB
-0.7/+2.5
LSB
-4
4
mV
-35
35
mV
400
nA
2.5 V applied to pin
Input leakage resistance
μA
-4.2
ADC12 INL integral nonlinearity (1)
ADC12 DNL differential nonlinearity (1)
2.500
10.5
1
MΩ
Input Capacitance
10
pF
ADC single sample conversion time
3.9
μs
As designed and characterized. Not 100% tested in production.
Electrical Specifications
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
ELECTRICAL CHARACTERISTICS (continued)
V33A = V33D = V33DIO = 3.3V; 1μF from VREG to DGND, TJ = –40°C to 125°C (unless otherwise noted)
PARAMETER
TEST CONDITION
MIN
TYP
MAX
UNIT
DIGITAL INPUTS/OUTPUTS (2) (3)
VOL
Low-level output voltage (4)
VOH
High-level output voltage
VIH
High-level input voltage
V33DIO = 3 V
VIL
Low-level input voltage
V33DIO = 3 V
IOH
Output sinking current
IOL
Output sourcing current
(4)
DGND +
0.25
IOH = 6 mA, V33DIO = 3 V
IOH = –6 mA, V33DIO = 3 V
V
V33DIO
– 0.6
V
2.1
V
1.1
V
4
mA
-4
mA
SYSTEM PERFORMANCE
High level on FAULT pin
70
Processor master clock (MCLK)
(5)
tDelay
Digital compensator delay
VDD
Slew minimum VDD slew rate
t(reset)
Pulse width needed at reset
f(PCLK)
ns
31.25
(1 clock = 32ns)
VDD slew rate between 2.3 V and 2.9 V
MHz
6
clocks
0.25
V/ms
10
µs
100
years
Retention period of flash content (data
retention and program)
TJ = 25°C
Program time to erase one page in data
flash or program flash
TJ = 25°C
20
ms
Program time to write one word n data
flash or program flash
TJ = 25°C
25
µs
Internal oscillator frequency
240
Sync-in/sync-out pulse width
250
260
PRODUCT PREVIEW
Time to disable DPWM output based on
active FAULT pin signal
MHz
256
ns
Flash Read
1
Flash Write
30
MCLKs
μs
Block Erase
20
ms
ISHARE
Current share current source
238
259
μA
RSHARE
Current share resistor
9.75
10.3
kΩ
POWER ON RESET AND BROWN OUT
VGH
Voltage good High
2.7
V
VGL
Voltage good Low
2.5
V
Vres
Voltage at which IReset signal is valid
0.8
V
TPOR
Time delay after Power is good or
RESET* relinquished
Brownout
1
Internal signal warning of brownout
conditions
ms
2.9
V
TEMPERATURE SENSOR (6)
VTEMP
Voltage range of sensor
(6)
(7)
V
5.9
mV/ºC
Temperature resolution
Degree C per bit
0.7
ºC/LSB
(6) (7)
Temperature range
(5)
2.44
Volts/°C
Accuracy
(2)
(3)
(4)
1.46
Voltage resolution
-40°C to 125°C
-10
-40°C to 125°C
–40
±5
10
ºC
125
ºC
DPWM outputs are low after reset. Other GPIO pins are configured as inputs after reset.
On the 40 pin package V33DIO is connected to V33D internally.
The maximum total current, IOHmax and IOLmax for all outputs combined, should not exceed 12 mA to hold the maximum voltage drop
specified. Maximum sink current per pin = –6 mA at VOL; maximum source current per pin = 6 mA at VOH.
Time from close of error ADC sample window to time when digitally calculated control effort (duty cycle) is available. This delay must be
accounted for when calculating the system dynamic response.
Characterized by design and not production tested.
Ambient temperature offset value should be used from the TEMPSENCTRL register to meet accuracy.
Electrical Specifications
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
17
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
V33A = V33D = V33DIO = 3.3V; 1μF from VREG to DGND, TJ = –40°C to 125°C (unless otherwise noted)
PARAMETER
TEST CONDITION
MIN
TYP
MAX
UNIT
ITEMP
Current draw of sensor when active
30
μA
TON
Turn on time / settling time of sensor
100
μs
Trimmed 25°C reading
1.85
V
VAMB
Ambient temperature
ANALOG COMPARATOR
DAC
Reference DAC Range
0
Reference Voltage
2.478
Bits
V
V
7
bits
-0.42
0.21
LSB
DNL (6)
0.06
0.12
LSB
Offset
-5.5
19.5
mV
150
ns
PRODUCT PREVIEW
Reference DAC buffered output load (9)
0.5
1
mA
Buffer offset (-0.5 mA)
4.6
8.3
mV
-0.05
17
mV
Buffer offset (1.0 mA)
18
2.5
2.513
INL (6)
Time to disable DPWM output based on 0
V to 2.5 V step input on the analog
comparator. (8)
(8)
(9)
2.5
As designed and characterized. Not 100% tested in production.
Available from reference DACs for comparators D, E, F and G.
Electrical Specifications
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
PMBus/SMBus/I2C Timing
3.5
The timing characteristics and timing diagram for the communications interface that supports I2C, SMBus,
and PMBus in Slave or Master mode are shown in Table 3-1, Figure 3-1, and Figure 3-2. The numbers in
Table 3-1 are for 400 kHz operating frequency. However, the device supports all three speeds, standard
(100 kHz), fast (400 kHz), and fast mode plus (1 MHz).
Table 3-1. I2C/SMBus/PMBus Timing Characteristics
PARAMETER
TEST CONDITIONS
MIN
TYP MAX
UNIT
Typical values at TA = 25°C and VCC = 3.3 V (unless otherwise noted)
fSMB
SMBus/PMBus operating frequency
Slave mode, SMBC 50% duty cycle
10
400
kHz
fI2C
I2C operating frequency
Slave mode, SCL 50% duty cycle
10
400
kHz
t(BUF)
Bus free time between start and stop
1.3
ms
t(HD:STA)
Hold time after (repeated) start
0.6
ms
t(SU:STA)
Repeated start setup time
0.6
ms
t(SU:STO)
Stop setup time
0.6
ms
t(HD:DAT)
Data hold time
0
ns
t(SU:DAT)
Data setup time
100
ns
(1)
t(TIMEOUT)
Error signal/detect
t(LOW)
Clock low period
1.3
ms
t(HIGH)
Clock high period (2)
0.6
ms
t(LOW:SEXT)
Cumulative clock low slave extend
time (3)
tf
Clock/data fall time
Rise time tr = (VILmax – 0.15) to (VIHmin + 0.15)
tr
Clock/data rise time
Fall time tf = 0.9 VDD to (VILmax – 0.15)
Cb
Total capacitance of one bus line
(1)
(2)
(3)
(4)
35
ms
25
ms
20 + 0.1
Cb (4)
300
ns
20 + 0.1
Cb (4)
300
ns
400
pF
PRODUCT PREVIEW
Receive mode
The device times out when any clock low exceeds t(TIMEOUT).
t(HIGH), Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 ms causes reset of any transaction that is in progress. This
specification is valid when the NC_SMB control bit remains in the default cleared state (CLK[0] = 0).
t(LOW:SEXT) is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
Cb (pF)
Figure 3-1. I2C/SMBus/PMBus Timing Diagram
Electrical Specifications
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
19
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
Figure 3-2. Bus timing in Extended Mode
3.6
Power On Reset (POR) / Brown Out Reset (BOR)
V33D
3.3 V
PRODUCT PREVIEW
VGH
VGL
Vres
t
TPOR
IReset
TPOR
t
undefined
Figure 3-3. Power On Reset (POR) / Brown Out Reset (BOR)
20
VGH
– This is the V33D threshold where the internal power is declared good. The UCD3138 comes
out of reset when above this threshold.
VGL
– This is the V33D threshold where the internal power is declared bad. The device goes into
reset when below this threshold.
Vres
– This is the V33D threshold where the internal reset signal is no longer valid. Below this
threshold the device is in an indeterminate state.
IReset
– This is the internal reset signal. When low, the device is held in reset. This is equivalent to
holding the reset pin on the IC high.
TPOR
– The time delay from when VGH is exceeded to when the device comes out of reset.
Electrical Specifications
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
3.7
ZHCS429 – MARCH 2012
Typical Clock Gating Power Savings
Clock Gating Power Savings (Typical)
6
5
Power Savings (mA)
4
3
PRODUCT PREVIEW
2
1
EN
K_
CL
O_
GI
_C
I0
SC
_C
I1
SC
LK
_E
_E
N
N
N
LK
LK
_C
LK
FI
LT
E
R0
_C
R1
_E
N
_E
EN
K_
CL
LT
E
FI
FI
LT
ER
_C
CP
CC
ER
_
2_
LK
_E
N
K_
CL
CL
M
TI
PM
EN
EN
K_
EN
CL
BU
S_
K_
_E
2_
_C
LK
AD
C1
M
PC
L1
N
LK
_E
N
EN
_C
CL
TR
FE
_C
FE
_C
TR
L
2_
CL
K_
EN
K_
EN
FE
_C
TR
L
0_
CL
K_
EN
DP
W
M
1_
CL
K_
EN
K_
DP
W
M
2_
CL
0_
M
DP
W
DP
W
M
3_
CL
K_
EN
0
UCD3138 Function
Electrical Specifications
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
21
UCD3138
ZHCS429 – MARCH 2012
4
Functional Overview
4.1
ARM Processor
www.ti.com
The ARM7TDMI-S processor is a synthesizable member of the ARM family of general purpose 32-bit
microprocessors. The ARM architecture is based on RISC (Reduced Instruction Set Computer) principles
where two instruction sets are available. The 32-bit ARM instruction set and the 16-bit Thumb instruction
set. The Thumb instruction allows for higher code density equivalent to a 16-bit microprocessor, with the
performance of the 32-bit microprocessor.
The three-staged pipelined ARM processor has fetch, decode and execute stage architecture. Major
blocks in the ARM processor include a 32-bit ALU, 32 x 8 multiplier, and a barrel shifter. A JTAG port is
also available for firmware debugging.
4.2
Memory
The UCD31xx (ARM7TDMI-S) is a Von-Neumann architecture, where a single bus provides access to all
of the memory modules. All of the memory module addresses are sequentially aligned along the same
address range. This is applies to program flash, data flash, ROM and all other peripherals.
PRODUCT PREVIEW
Within the UCD31xx architecture, there is a 1024x32-bit Boot ROM that contains the initial firmware
startup routines for PMBUS communication and non-volatile (FLASH) memory download. This boot ROM
is executed after power-up-reset checks if there is a valid FLASH program written. If a valid program is
present, the ROM code branches to the main FLASH-program execution.
UCD31xx also supports customization of the boot program by allowing an alternative booting routine to be
executed from program FLASH. This feature enables assignment of a unique address to each device;
therefore, enabling firmware reprogramming even when several devices are connected on the same
communication bus.
Two separate FLASH memory areas are present inside the device. The 32 kB Program FLASH is
organized as an 8 k x 32 bit memory block and is intended to be for the firmware program. The block is
configured with page erase capability for erasing blocks as small as 1kB per page, or with a mass erase
for erasing the entire program FLASH array. The FLASH endurance is specified at 1000 erase/write
cycles and the data retention is good for 100 years. The 2 kB data FLASH array is organized as a 512 x
32 bit memory (32 byte page size). The Data FLASH is intended for firmware data value storage and data
logging. Thus, the Data FLASH is specified as a high endurance memory of 20 k cycles with embedded
error correction code (ECC).
For run time data storage and scratchpad memory, a 4 kB RAM is available. The RAM is organized as a 1
k x 32 bit array.
4.2.1
CPU Memory Map and Interrupts
When the device comes out of power-on-reset, the data memories are mapped to the processor as
follows:
4.2.1.1
Memory Map (After Reset Operation)
Address
Size
Module
16 X 4K
Boot ROM
0x0001_0000 – 0x0001_7FFF
32K
Program Flash
0x0001_8800 – 0x0001_8FFF
2K
Data Flash
0x0001_9000 – 0x0001_9FFF
4K
Data RAM
0x0000_0000 – 0x0000_FFFF
In 16 repeated blocks of 4K each
22
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
4.2.1.2
ZHCS429 – MARCH 2012
Memory Map (Normal Operation)
Just before the boot ROM program gives control to FLASH program, the ROM configures the memory as
follows:
Address
Size
Module
0x0000_0000 – 0x0000_7FFF
32K
Program Flash
0x0001_0000 – 0x0001_AFFF
4K
Boot ROM
0x0001_8800 – 0x0001_8FFF
2K
Data Flash
0x0001_9000 – 0x0001_9FFF
4K
Data RAM
Memory Map (System and Peripherals Blocks)
Address
Size
Module
0x0002_0000 - 0x0002_00FF
256
Loop Mux
0x0003_0000 - 0x0003_00FF
256
Fault Mux
0x0004_0000 - 0x0004_00FF
256
ADC
0x0005_0000 - 0x0005_00FF
256
DPWM 3
0x0006_0000 - 0x0006_00FF
256
Filter 2
0x0007_0000 - 0x0007_00FF
256
DPWM 2
0x0008_0000 - 0x0008_00FF
256
Front End/Ramp I/F 2
0x0009_0000 - 0x0009_00FF
256
Filter 1
0x000A_0000 - 0x000A_00FF
256
DPWM 1
0x000B_0000 – 0x000B_00FF
256
Front End/Ramp I/F 1
0x000C_0000 - 0x000C_00FF
256
Filter 0
0x000D_0000 - 0x000D_00FF
256
DPWM 0
0x000E_0000 - 0x000E_00FF
256
Front End/Ramp I/F 0
0xFFF7_EC00 - 0xFFF7_ECFF
256
UART 0
0xFFF7_ED00 - 0xFFF7_EDFF
256
UART 1
0xFFF7_F000 - 0xFFF7_F0FF
256
Miscellaneous Analog Control
0xFFF7_F600 - 0xFFF7_F6FF
256
PMBus Interface
0xFFF7_FA00 - 0xFFF7_FAFF
256
GIO
0xFFF7_FD00 - 0xFFF7_FDFF
256
Timer
0xFFFF_FD00 - 0xFFFF_FDFF
256
MMC
0xFFFF_FE00 - 0xFFFF_FEFF
256
DEC
0xFFFF_FF20 - 0xFFFF_FF37
23
CIM
0xFFFF_FF40 - 0xFFFF_FF50
16
PSA
0xFFFF_FFD0 - 0xFFFF_FFEC
28
SYS
PRODUCT PREVIEW
4.2.1.3
The registers and bit definitions inside the System and Peripheral blocks are detailed in the programmer’s
guide for each peripheral.
4.2.2
Boot ROM
The UCD3138 incorporates a 4k boot ROM. This boot ROM includes support for:
• Program download through the PMBus
• Device initialization
• Examining and modifying registers and memory
• Verifying and executing program FLASH automatically
• Jumping to a customer defined boot program
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
23
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
The Boot ROM is entered automatically on device reset. It initializes the device and then performs
checksums on the Program FLASH. If the first 2 kB of program FLASH has a valid checksum, the
program jumps to location 0 in the Program FLASH. This permits the use of a customer boot program. If
the first checksum fails, it performs a checksum on the complete 32 kB of program flash. If this is valid, it
also jumps to location 0 in the program flash. This permits full automated program memory checking,
when there is no need for a custom boot program.
If neither checksum is valid, the Boot ROM stays in control, and accepts commands via the PMBus
interface
These functions can be used to read and write to all memory locations in the UCD3138. Typically they are
used to download a program to Program Flash, and to command its execution
4.2.3
Customer Boot Program
As described above, it is possible to generate a user boot program using 2 kB or more of the Program
Flash. This can support things which the Boot ROM does not support, including:
• Program download via UART – useful especially for applications where the UCD3138 is isolated from
the host (e.g., PFC)
• Encrypted download – useful for code security in field updates.
PRODUCT PREVIEW
4.2.4
Flash Management
The UCD3138 offers a variety of features providing for easy prototyping and easy flash programming. At
the same time, high levels of security are possible for production code, even with field updates. Standard
firmware will be provided for storing multiple copies of system parameters in data flash. This is minimizes
the risk of losing information if programming is interrupted.
4.3
System Module
The System Module contains the interface logic and configuration registers to control and configure all the
memory, peripherals and interrupt mechanisms. The blocks inside the system module are the address
decoder, memory management controller, system management unit, central interrupt unit, and clock
control unit.
4.3.1
Address Decoder (DEC)
The Address Decoder generates the memory selects for the FLASH, ROM and RAM arrays. The memory
map addresses are selectable through configurable register settings. These memory selects can be
configured from 1 kB to 16 MB. Power on reset uses the default addresses in the memory map for ROM
execution, which is then configured by the ROM code to the application setup. During access to the DEC
registers, a wait state is asserted to the CPU. DEC registers are only writable in the ARM privilege mode
for user mode protection.
4.3.2
Memory Management Controller (MMC)
The MMC manages the interface to the peripherals by controlling the interface bus for extending the read
and write accesses to each peripheral. The unit generates eight peripheral select lines with 1 kB of
address space decoding.
4.3.3
System Management (SYS)
The SYS unit contains the software access protection by configuring user privilege levels to memory or
peripherals modules. It contains the ability to generate fault or reset conditions on decoding of illegal
address or access conditions. A clock control setup for processor clock (MCLK) speed, is also available.
24
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
4.3.4
ZHCS429 – MARCH 2012
Central Interrupt Module (CIM)
The CIM accepts 32 interrupt requests for meeting firmware timing requirements. The ARM processor
supports two interrupt levels: FIQ and IRQ. FIQ is the highest priority interrupt. The CIM provides
hardware expansion of interrupts by use of FIQ/IRQ vector registers for providing the offset index in a
vector table. This numerical index value indicates the highest precedence channel with a pending interrupt
and is used to locate the interrupt vector address from the interrupt vector table. Interrupt channel 0 has
the lowest precedence and interrupt channel 31 has the highest precedence. To remove the interrupt
request, the firmware should clear the request as the first action in the interrupt service routine. The
request channels are maskable, allowing individual channels to be selectively disabled or enabled.
NAME
MODULE COMPONENT OR
REGISTER
DESCRIPTION
PRIORITY
BRN_OUT_INT
Brownout
Brownout interrupt
0 (Lowest)
EXT_INT
External Interrupts
Interrupt on one external input pins for faults inputs
1
WDRST_INT
Watchdog Control
Interrupt from watchdog exceeded (reset)
2
WDWAKE_INT
Watchdog Control
Wakeup interrupt when watchdog equals half of set
watch time
3
SCI_ERR_INT
UART or SCI Control
UART or SCI error Interrupt. Frame, parity or overrun
4
SCI_RX_0_INT
UART or SCI Control
UART0 RX buffer has a byte
5
SCI_TX_0_INT
UART or SCI Control
UART0 TX buffer empty
6
SCI_RX_1_INT
UART or SCI Control
UART1 RX buffer has a byte
7
SCI_TX_1_INT
UART or SCI Control
UART1 TX buffer empty
8
PMBUS_INT
PMBus related interrupt
9
DIG_COMP_INT
12-bit ADC Control
Digital comparator interrupt
10
FE0_INT
Front End 0
“Prebias complete”, “Ramp Delay Complete”, “Ramp
Complete”, “Load Step Detected”,
“Over-Voltage Detected”, “EADC saturated”
11
FE1_INT
Front End 1
“Prebias complete”, “Ramp Delay Complete”, “Ramp
Complete”, “Load Step Detected”,
“Over-Voltage Detected”, “EADC saturated”
12
FE2_INT
Front End 2
“Prebias complete”, “Ramp Delay Complete”, “Ramp
Complete”, “Load Step Detected”,
“Over-Voltage Detected”, “EADC saturated”
13
PWM3_INT
16-bit Timer PWM 3
16-bit Timer PWM3 counter overflow or compare interrupt
14
PWM2_INT
16-bit Timer PWM 2
16-bit Timer PWM2 counter Overflow or compare
interrupt
15
PWM1_INT
16-bit Timer PWM 1
16-bit Timer PWM1 counter overflow or compare interrupt
16
PWM0_INT
16-bit timer PWM 0
16-bit Timer PWM1 counter overflow or compare interrupt
17
OVF24_INT
24-bit Timer Control
24-bit Timer counter overflow interrupt
18
CAPTURE_1_INT
24-bit Timer Control
24-bit Timer capture 1 interrupt
19
COMP_1_INT
24-bit Timer Control
24-bit Timer compare 1 interrupt
20
CAPTURE_0_INT
24-bit Timer Control
24-bit Timer capture 0 interrupt
21
COMP_0_INT
24-bit Timer Control
24-bit Timer compare 0 interrupt
22
CPCC_INT
Constant Power Constant Current
Mode switched in CPCC module Flag needs to be read
for details
23
ADC_CONV_INT
12-bit ADC Control
ADC end of conversion interrupt
24
Fault Mux Interrupt
Analog comparator interrupts, Over-Voltage detection,
Under-Voltage detection,
LLM load step detection
25
FAULT_INT
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
PRODUCT PREVIEW
Table 4-1. Interrupt Priority Table
25
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
Table 4-1. Interrupt Priority Table (continued)
NAME
MODULE COMPONENT OR
REGISTER
DESCRIPTION
DPWM3
DPWM3
Same as DPWM1
26
DPWM2
DPWM2
Same as DPWM1
27
DPWM1
DPWM1
1) Every (1-256) switching cycles
2) Fault Detection
3) Mode switching
28
DPWM0
DPWM0
Same as DPWM1
29
EXT_FAULT_INT
External Faults
Fault pin interrupt
30
SYS_SSI_INT
System Software
System software interrupt
4.4
PRIORITY
31 (highest)
Peripherals
4.4.1
Fusion Digital Power Peripherals
PRODUCT PREVIEW
At the core of the UCD31XX controller are 3 Fusion Digital Power Peripherals (FDPP). Each FDPP can be
configured to drive from one to eight DPWM outputs. Each FDPP consists of:
• Differential input error ADC (EADC) with sophisticated controls
• Hardware accelerated digital 2-pole/2-zero PID based compensator
• Digital PWM module with support for a variety of topologies
These can be connected in many different combinations, with multiple filters and DPWMs. They are
capable of supporting functions like input voltage feed forward, current mode control, and constant
current/constant power, etc.. The simplest configuration is shown in the following figure:
EAP
EAN
4.4.1.1
DPWMA
Error ADC
(Front End)
Filter
Digital
PWM
DPWMB
Front End
The EADC module can be programmed to produce an inverting or non-inverting error relative to the
voltage set by the EADC DAC. It also has a successive approximation mode, which can be used to
measure absolute voltage. In this case, the SAR module controls the EADC and EADC-DAC to determine
the absolute voltage.
The EADC module is shown in Figure 4-1. It contains a differential switch capacitor amplifier. This enables
remote sense voltage measurements, using the external EAP and EAN pins. The output of this stage is
fed into a second differential amplifier with a reference driven by an internal 10-bit DAC. The gain of this
stage is controlled by the AFE register. AFE can have values of 0, 1, 2 or 3 which correspond to an
analog gain of 1, 2, 4 or 8 respectively. The EADC has a maximum sense voltage value of 255 mV and a
minimum sense value of -256 mV with 8 mV resolution. The analog AFE gain stage effectively makes this
resolution programmable to be 8mV, 4 mV, 2 mV or 1 mV. Finally, the EADC output is shifted by 0. 1. 2 or
3 times; this is done to attenuate the digital signal by 1, 2, 4 or 8 times. Both the analog gain value and
the digital gain values are determined from the AFE gain setting. Therefore, the total gain of this stage
always remains the same and the resolution is always 1 mv/bit.
26
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
AFE_GAIN
2
EAP0
3-AFE_GAIN
6 bit ADC
8 mV/LSB
EAN0
2
AFE_GAIN
EADC
X
Averaging
Signed 9 bit result
(error) 1 mV /LSB
SAR/Prebias
Ramp
A0
Filter x
DAC0
10 bit DAC
1.5625 mV/LSB
CPCC
S
Value
Dither
4 bit dithering gives 14 bits of effective resolution
97.65625 µV/LSB effective resolution
Absolute Value
Calculation
10 bit result
1.5625 mV/LSB
Peak Current Mode
Comparator
Figure 4-1. EADC Module
The EADC control logic receives the sample request from the DPWM module for initiating an EADC
conversion. EADC control circuitry captures the EADC-9-bit-code and strobes the digital compensator for
processing of the representative error.
4.4.1.2
DPWM Module
The DPWM module represents one complete PWM channel with 2 independent outputs, A and B. Multiple
DPWM modules within the UCD3138 system can be configured to support all key power topologies.
DPWM modules can be used as independent PWM outputs, each controlling one power supply output
voltage rail. It can also be used as a synchronized PWM—with user selectable phase shift between the
PWM channels to control power supply outputs with multiphase or interleaved PWM configurations.
The output of the compensator feeds the high resolution DPWM module. The DPWM module produces
the pulse width modulated outputs for the power stage switches. The compensator calculates the
necessary duty ratio as a 24-bit number in Q23 fixed point format (23 bit integer with 1 sign bit). This
represents a value within the range 0.0 to 1.0. This duty ratio value is multiplied by the period of the PWM
output to generate the on time of the corresponding PWM output. The resolution of the PWM ON time is
250 psec.
Each DPWM module can be synchronized to another module or to an external sync signal. An input
SYNC signal causes a PWM ramp timer to reset. The SYNC signal outputs—from each of the four DPWM
modules—occur when the ramp timer crosses a programmed threshold. In this way the phase of the PWM
outputs for multiple power stages can be tightly controlled.
The DPWM logic is probably the most complex of the Digital Fusion Peripherals. It takes the output of the
compensator and converts it into the correct PWM output for several power supply topologies. It provides
for programmable dead times and cycle adjustments for current balancing between phases. It controls the
triggering of the EADC. It can synchronize to other DPWMs or to external sources. It can provide
synchronization information to other DPWMs or to external recipients. In addition, it interfaces to several
fault handling circuits. Some of the control for these fault handling circuits is in the DPWM registers. Fault
handling is covered in the Fault Mux section.
Each DPWM module supports the following features:
• Dedicated 14 bit time-base with period and frequency control
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
27
PRODUCT PREVIEW
Peak Current
Detected
UCD3138
ZHCS429 – MARCH 2012
•
•
•
•
•
•
•
•
•
•
4.4.1.3
www.ti.com
Shadow period register for end of period updates.
Quad-event
control
registers
(A
and
B,
rising
and
falling)
(Events
– Used for on/off PWM duty ratio updates.
Phase control relative to other DPWM modules
Sample trigger placement for output voltage sensing at any point during the PWM cycle.
Support for 2 independent edge placement PWM outputs (same frequency or period setting)
Dead-time between PWM A and B outputs
High Resolution capabilities – 250 ps
Pulse cycle adjustment of up to ±8.192 µs ( 32768 × 250 ps)
Active high/ active low output polarity selection
Provides events to trigger both CPU interrupts and start of ADC conversions.
1-4)
DPWM Events
PRODUCT PREVIEW
Each DPWM can control the following timing events:
1. Sample Trigger Count–This register defines where the error voltage is sampled by the EADC in
relationship to the PWM period. The programmed value set in the register should be one fourth of the
value calculated based on the PWM clock. As the DCLK (DCLK = 62.5 MHz max) controlling the
circuitry runs at one fourth of the PWM clock (PCLK = 250MHz max). When this sample trigger count
is equal to the PWM Counter, it initiates a front end calculation by triggering the EADC, resulting in a
CLA calculation, and a DPWM update. Over-sampling can be set for 2, 4 or 8 times the sampling rate.
2. Phase Trigger Count–count offset for slaving another DPWM (Multi-Phase/Interleaved operation).
3. Period–low resolution switching period count. (count of PCLK cycles)
4. Event 1–count offset for rising PWM A event. (Count of PCLK cycles)
5. Event 2–PWM count for falling PWM A event that sets the duty ratio. Last 4 bits of the register are for
high resolution control. Upper 14 bits are the number of PCLK cycle counts.
6. Event 3–PWM count for rising PWM B event. Last 4 bits of the register are for high resolution control.
Upper 14 bits are the number of PCLK cycle counts.
7. Event 4–PWM count for falling PWM B event. Last 4 bits of the register are for high resolution control.
Upper 14 bits are the number of PCLK cycle counts.
8. Cycle Adjust–Constant offset for Event 2 and Event 4 adjustments.
Basic comparisons between the programmed registers and the PWM counter can create the desired edge
placements in the DPWM. High resolution edge capability is available on Events 2, 3 and 4.
28
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
Multi Mode Open Loop
Start of Period
Start of Period
Period
Period Counter
DPWM Output A
Event 1
Event 2 (High Resolution)
Cycle Adjust A (High Resolution)
Sample Trigger 1
Blanking A Begin
PRODUCT PREVIEW
To Other
Modules
Blanking A End
DPWM Output B
Event 3 (High Resolution)
Event 4 (High Resolution)
Cycle Adjust B (High Resolution)
Sample Trigger 2
Blanking B Begin
To Other
Modules
Blanking B End
Phase Trigger
Events which change with DPWM mode:
DPWM A Rising Edge = Event 1
DPWM A Falling Edge = Event 2 + Cycle Adjust A
DPWM B Rising Edge = Event 3
DPWM B Falling Edge = Event 4 + Cycle Adjust B
Phase Trigger = Phase Trigger Register value
Events always set by their registers, regardless of mode:
Sample Trigger 1, Sample Trigger 2, Blanking A Begin , Blanking A End , Blanking B Begin,
Blanking B End
The drawing above is for multi-mode, open loop. Open loop means that the DPWM is controlled entirely
by its own registers, not by the filter output. In other words, the power supply control loop is not closed.
The Sample Trigger signals are used to trigger the Front End to sample input signals. The Blanking
signals are used to blank fault measurements during noisy events, such as FET turn on and turn off.
Additional DPWM modes are described below.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
29
UCD3138
ZHCS429 – MARCH 2012
4.4.1.4
www.ti.com
High Resolution PWM
Unlike conventional PWM controllers where the frequency of the clock dictates the maximum resolution of
PWM edges, the UCD3138 DPWM can generate waveforms with resolutions as small as 250 ps. This is
16 times the resolution of the clock driving the DPWM module.
This is achieved by providing the DPWM mechanism with 16 phase shifted clock signals of 250 MHz
each. The high resolution section of DPWM can be enabled or disabled, also the resolution can be defined
in several steps between 4ns to 250ps. This is done by setting the values of PWM_HR_MULTI_OUT_EN ,
HIRES_SCALE and ALL_PHASE_CLK_ENA inside the DPWM Control Register 1. See the Fusion Power
Peripherals programmer’s manual for details.
4.4.1.5
Over Sampling
The DPWM module has the capability to trigger an over sampling event by initiating the EADC to sample
the error voltage. The default “00” configuration has the DPWM trigger the EADC once based on the
sample trigger register value. The over sampling register has the ability to trigger the sampling 2, 4 or 8
times per PWM period. Thus the time the over sample happens is at the divide by 2, 4, or 8 time set in the
sampling register. The “01” setting triggers 2X over sampling, the “10” setting triggers 4X over sampling,
and the “11” triggers over sampling at 8X.
PRODUCT PREVIEW
4.4.1.6
DPWM Interrupt Generation
The DPWM has the capability to generate a CPU interrupt based on the PWM frequency programmed in
the period register. The interrupt can be scaled by a divider ratio of up to 255 for developing a slower
interrupt service execution loop. This interrupt can be fed to the ADC circuitry for providing an ADC12
trigger for sequence synchronization. Table 4-2 outlines the divide ratios that can be programmed.
4.4.1.7
DPWM Interrupt Scaling/Range
Table 4-2. DPWM Interrupt Divide Ratio
Interrupt Divide Interrupt Divide
Setting
Count
30
Interrupt Divide
Count (hex)
Switching Period
Frames (assume 1MHz
loop)
Number of 32 MHz
Processor Cycles
1
0
00
1
32
2
1
01
2
64
3
3
03
4
128
4
7
07
8
256
5
15
0F
16
512
6
31
1F
32
1024
7
47
2F
48
1536
8
63
3F
64
2048
9
79
4F
80
2560
10
95
5F
96
3072
11
127
7F
128
4096
12
159
9F
160
5120
13
191
BF
192
6144
14
223
DF
224
7168
15
255
FF
256
8192
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
4.5
ZHCS429 – MARCH 2012
DPWM Modes of Operation
The DPWM is a complex logic system which is highly configurable to support several different power
supply topologies. The discussion below will focus primarily on waveforms, timing and register settings,
rather than on logic design.
The DPWM is centered on a period counter, which counts up from 0 to PRD, and then is reset and starts
over again.
The DPWM logic causes transitions in many digital signals when the period counter hits the target value
for that signal.
4.5.1
Normal Mode
PRODUCT PREVIEW
In Normal mode, the Filter output determines the pulse width on DPWM A. DPWM B fits into the rest of
the switching period, with a dead time separating it from the DPWM A on-time. It is useful for buck
topologies, among others. Here is a drawing of the Normal Mode waveforms:
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
31
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
Normal Mode Closed Loop
Start of Period
Start of Period
Period
Period Counter
Filter controlled edge
DPWM Output A
Event 1
Filter Duty (High Resolution)
Cycle Adjust A (High Resolution)
Adaptive Sample Trigger A
Adaptive Sample Trigger B
Sample Trigger 1
Blanking A Begin
PRODUCT PREVIEW
To Other
Modules
Blanking A End
DPWM Output B
Event 3 – Event 2 (High Res)
Event 4 (High Res)
Sample Trigger 2
Blanking B Begin
Blanking B End
To Other
Modules
Phase Trigger
Events which change with DPWM mode:
DPWM A Rising Edge = Event 1
DPWM A Falling Edge = Event 1 + Filter Duty + Cycle Adjust A
Adaptive Sample Trigger A = Event 1 + Filter Duty + Adaptive Sample Register or
Adaptive Sample Trigger B = Event 1 + Filter Duty/2 + Adaptive Sample Register
DPWM B Rising Edge = Event 1 + Filter Duty + Cycle Adjust A + (Event 3 – Event 2)
DPWM B Falling Edge = Event 4
Phase Trigger = Phase Trigger Register value or Filter Duty
Events always set by their registers, regardless of mode:
Sample Trigger 1, Sample Trigger 2, Blanking A Begin , Blanking A End , Blanking B
Begin, Blanking B End
Cycle adjust A can be used to adjust pulse widths on individual phases of a multi-phase system. This can
be used for functions like current balancing. The Adaptive Sample Triggers can be used to sample in the
middle of the on-time (for an average output), or at the end of the on-time (to minimize phase delay) The
Adaptive Sample Register provides an offset from the center of the on-time. This can compensate for
external delays, such as MOSFET and gate driver turn on times.
32
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
Blanking A-Begin and Blanking A-End can be used to blank out noise from the MOSFET turn on at the
beginning of the period (PWMA rising edge). Blanking B could be used at the turn off time of PWMB. The
other edges are dynamic, so blanking is more difficult.
Cycle Adjust B has no effect in Normal Mode.
4.6
Phase Shifting
In most modes, it is possible to synchronize multiple DPWM modules using the phase shift signal. The
phase shift signal has two possible sources. It can come from the Phase Shift Register. This provides a
fixed value, which is useful for an interleaved PFC, for example.
The phase shift value can also come from the filter output. In this case, the changes in the filter output
causes changes in the phase relationship of two DPWM modules. This is useful for phase shifted full
bridge topologies.
The following figure shows the mechanism of phase shift:
Phase Shift
DPWM0 Start of Period
PRODUCT PREVIEW
DPWM0 Start of Period
Period Counter
DPWM1 Start of Period
DPWM1 Start of Period
Period Counter
Phase Trigger = Phase Trigger Register value or Filter Duty
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
33
UCD3138
ZHCS429 – MARCH 2012
4.7
www.ti.com
DPWM Multiple Output Mode
Multi mode is used for systems where each phase has only one driver signal. It enables each DPWM
peripheral to drive two phases with the same pulse width, but with a time offset between the phases, and
with different cycle adjusts for each phase.
Here is a diagram for Multi-Mode:
Multi Mode Closed Loop
Start of Period
Start of Period
Period
Period Counter
Filter controlled edge
DPWM Output A
Event 1
PRODUCT PREVIEW
Filter Duty (High Resolution)
Cycle Adjust A (High Resolution)
Adaptive Sample Trigger A
Adaptive Sample Trigger B
Sample Trigger 1
To Other
Modules
Blanking A Begin
Blanking A End
DPWM Output B
Event 3 (High Resolution)
Filter Duty (High Resolution)
Cycle Adjust B (High Resolution)
Sample Trigger 2
Blanking B Begin
Blanking B End
To Other
Modules
Phase Trigger
Events which change with DPWM mode:
DPWM A Rising Edge = Event 1
DPWM A Falling Edge = Event 1 + Filter Duty + Cycle Adjust A
Adaptive Sample Trigger A = Event 1 + Filter Duty + Adaptive Sample Register or
Adaptive Sample Trigger B = Event 1 + Filter Duty/2 + Adaptive Sample Register
DPWM B Rising Edge = Event 3
DPWM B Falling Edge = Event 3 + Filter Duty + Cycle Adjust B
Phase Trigger = Phase Trigger Register value or Filter Duty
Events always set by their registers, regardless of mode:
Sample Trigger 1, Sample Trigger 2, Blanking A Begin , Blanking A End , Blanking B
Begin, Blanking B End
34
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
Event 2 and Event 4 are not relevant in Multi mode.
DPWMB can cross over the period boundary safely, and still have the proper pulse width, so full 100%
pulse width operation is possible. DPWMA cannot cross over the period boundary.
Since the rising edge on DPWM B is also fixed, Blanking B-Begin and Blanking B-End can be used for
blanking this rising edge.
PRODUCT PREVIEW
And, of course, Cycle Adjust B is usable on DPWM B.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
35
UCD3138
ZHCS429 – MARCH 2012
4.8
www.ti.com
DPWM Resonant Mode
This mode provides a symmetrical waveform where DPWMA and DPWMB have the same pulse width. As
the switching frequency changes, the dead times between the pulses remain the same.
The equations for this mode are designed for a smooth transition from PWM mode to resonant mode, as
described in the LLC Example section. Here is a diagram of this mode:
Resonant Symmetrical Closed Loop
Start of Period
Start of Period
Filter Period
Period Counter
Filter controlled edge
DPWM Output A
Event 1
Filter Duty – Average Dead Time
PRODUCT PREVIEW
Adaptive Sample Trigger A
Adaptive Sample Trigger B
Sample Trigger 1
Blanking A Begin
To Other
Modules
Blanking A End
DPWM Output B
Event 3 - Event 2
Period Register – Event 4
Sample Trigger 2
Blanking B Begin
Blanking B End
Phase Trigger
Events which change with DPWM mode:
To Other
Modules
Dead Time 1 = Event 3 – Event 2
Dead Time 2 = Event 1 + Period Register – Event 4)
Average Dead Time = (Dead Time 1 + Dead Time 2)/2
DPWM A Rising Edge = Event 1
DPWM A Falling Edge = Event 1 + Filter Duty – Average Dead Time
Adaptive Sample Trigger A = Event 1 + Filter Duty + Adaptive Sample Register
Adaptive Sample Trigger B = Event 1 + Filter Duty/2 + Adaptive Sample Register
DPWM B Rising Edge = Event 1 + Filter Duty – Average Dead Time + (Event 3 – Event 2)
DPWM B Falling Edge = Filter Period – (Period Register – Event 4)
Phase Trigger = Phase Trigger Register value or Filter Duty
Events always set by their registers, regardless of mode:
Sample Trigger 1, Sample Trigger 2, Blanking A Begin, Blanking A End, Blanking B Begin,
Blanking B End
36
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
The Filter has two outputs, Filter Duty and Filter Period. In this case, the Filter is configured so that the
Filter Period is twice the Filter Duty. So if there were no dead times, each DPWM pin would be on for half
of the period. For dead time handling, the average of the two dead times is subtracted from the Filter Duty
for both DPWM pins. Therefore, both pins will have the same on-time, and the dead times will be fixed
regardless of the period. The only edge which is fixed relative to the start of the period is the rising edge of
DPWM A. This is the only edge for which the blanking signals can be used easily.
4.9
Triangular Mode
Triangular mode provides a stable phase shift in interleaved PFC and similar topologies. In this case, the
PWM pulse is centered in the middle of the period, rather than starting at one end or the other. In
Triangular Mode, only DPWM-B is available. Here is a diagram for Triangular Mode:
Triangular Mode Closed Loop
Start of Period
Start of Period
Period
PRODUCT PREVIEW
Period Counter
DPWM Output A
Sample Trigger 1
To Other
Modules
Blanking A Begin
Blanking A End
Filter controlled edge
DPWM Output B
Cycle Adjust A (High Resolution)
Cycle Adjust B (High Resolution)
Filter Duty/2 (High Resolution)
Period/2
Sample Trigger 2
Blanking B Begin
To Other
Modules
Blanking B End
Phase Trigger
Events which change with DPWM mode:
DPWM A Rising Edge = None
DPWM A Falling Edge = None
Adaptive Sample Trigger = None
DPWM B Rising Edge = Period/2 - Filter Duty/2 + Cycle Adjust A
DPWM B Falling Edge = Period/2 + Filter Duty/2 + Cycle Adjust B
Phase Trigger = Phase Trigger Register value or Filter Duty
Events always set by their registers, regardless of mode:
Sample Trigger 1, Sample Trigger 2, Blanking A Begin , Blanking A End , Blanking B
Begin, Blanking B End
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
37
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
All edges are dynamic in triangular mode, so fixed blanking is not that useful. The adaptive sample trigger
is not needed. It is very easy to put a fixed sample trigger exactly in the center of the FET on-time,
because the center of the on-time does not move in this mode.
4.10 Leading Edge Mode
Leading edge mode is very similar to Normal mode, reversed in time. The DPWM A falling edge is fixed,
and the rising edge moves to the left, or backwards in time, as the filter output increases. The DPWM B
falling edge stays ahead of the DPWMA rising edge by a fixed dead time. Here is a diagram of the
Leading Edge Mode:
PRODUCT PREVIEW
38
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
Leading Edge Closed Loop
Start of Period
Start of Period
Period
Period Counter
DPWM Output A
Event 1
Filter Duty (High Resolution)
Cycle Adjust A (High Resolution)
Adaptive Sample Trigger A
Adaptive Sample Trigger B
To Other
Modules
PRODUCT PREVIEW
Sample Trigger 1
Blanking A Begin
Blanking A End
DPWM Output B
Event 2 - Event 3 (High Resolution)
Event 4 (High Resolution)
Sample Trigger 2
Blanking B Begin
To Other
Modules
Blanking B End
Phase Trigger
Events which change with DPWM mode:
DPWM A Falling Edge = Event 1
DPWM A Rising Edge = Event 1 - Filter Duty + Cycle Adjust A
Adaptive Sample Trigger A = Event 1 - Filter Duty + Adaptive Sample Register or
Adaptive Sample Trigger B = Event 1 - Filter Duty/2 + Adaptive Sample Register
DPWM B Rising Edge = Event 4
DPWM B Falling Edge = Event 1 - Filter Duty + Cycle Adjust A -(Event 2 – Event 3)
Phase Trigger = Phase Trigger Register value or Filter Duty
Events always set by their registers, regardless of mode:
Sample Trigger 1, Sample Trigger 2, Blanking A Begin , Blanking A End , Blanking B
Begin, Blanking B End
As in the Normal mode, the two edges in the middle of the period are dynamic, so the fixed blanking
intervals are mainly useful for the edges at the beginning and end of the period.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
39
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
4.11 Sync FET Ramp and IDE Calculation
The UCD3138 has built in logic for controlling MOSFETs for synchronous rectification (Sync FETs). This
comes in two forms:
• Sync FET ramp
• Ideal Diode Emulation (IDE) calculation
When starting up a power supply, sometimes there is already a voltage on the output – this is called
prebias. It is very difficult to calculate the ideal Sync FET on-time for this case. If it is not calculated
correctly, it may pull down the pre-bias voltage, causing the power supply to sink current.
To avoid this, Sync FETs are not turned on until after the power supply has ramped up to the nominal
voltage. The Sync FETs are turned on gradually in order to avoid an output voltage glitch. The Sync FET
Ramp logic can be used to turn them on at a rate below the bandwidth of the filter.
In discontinuous mode, the ideal on-time for the Sync FETs is a function of Vin, Vout, and the primary side
duty cycle (D). The IDE logic in the UCD3138 takes Vin and Vout data from the firmware and combines it
with D data from the filter hardware. It uses this information to calculate the ideal on-time for the Sync
FETs.
4.12 Automatic Mode Switching
PRODUCT PREVIEW
Automatic Mode switching enables the DPWM module to switch between modes automatically, with no
firmware intervention. This is useful to increase efficiency and power range. The following paragraphs
describe phase-shifted full bridge and LLC examples:
4.12.1 Phase Shifted Full Bridge Example
In phase shifted full bridge topologies, efficiency can be increased by using pulse width modulation, rather
than phase shift, at light load. This is shown below:
40
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
Phase_Shift Mode
PWM
Ts
w1
Ts
d
DPWM3A
ta
d
31
ta
ta
32
ta
31
32
DPWM3B
w
w2
2
DPWM2A
ta
ta
41
d
42
d
DPWM2B
d
51
ta
52
ta
d
ta
51
ta
52
ta
61
ta
61
ta
62
62
DPWM0B
Ramp
Ipri
4.12.2 LLC Example
In LLC, three modes are used. At the highest frequency, a pulse width modulated mode (Multi Mode) is
used. As the frequency decreases, resonant mode is used. As the frequency gets still lower, the
synchronous MOSFET drive changes so that the on-time is fixed and does not increase. Here are the
waveforms for the LLC:
Primary
a1
Syn FFT
PWM
Mode
a3
LLC Mode
fs = fr_max
fr
fs> fr
fs< fr
a2
Tr = 1/fr
Tr = 1/fr
a4
is
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
41
PRODUCT PREVIEW
ta
DPWM0A
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
4.12.3 Mechanism for Automatic Mode Switching
Many of the configuration parameters for the DPWM are in DPWM Control Register 1. For automatic
mode switching, some of these parameters are duplicated in the Auto Config Mid and Auto Config High
registers.
If automatic mode switching is enabled, the filter duty signal is used to select which of these three
registers is used. There are 4 registers which are used to select the points at which the mode switching
takes place. They are used as shown below.
Automatic Mode Switching
With Hysteresis
Filter Duty
Full Range
PRODUCT PREVIEW
Auto Config High
High – Upper Threshold
High – Lower Threshold
Auto Config Mid
Low – Upper Threshold
Low – Lower Threshold
Control
Register 1
0
As shown, the registers are used in pairs for hysteresis. The transition from Control Register 1 to Auto
Config Mid only takes place when the Filter Duty goes above the Low Upper threshold. It does not go
back to Auto Config Mid until the Low Lower Threshold is passed. This prevents oscillation between
modes if the filter duty is close to a mode switching point.
42
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
4.13 DPWMC, Edge Generation, IntraMux
The UCD31xx has hardware for generating complex waveforms beyond the simple DPWMA and DPWMB
waveforms already discussed – DPWMC, the Edge Generation Module, and the IntraMux.
DPWMC is a signal inside the DPWM logic. It goes high at the Blanking A begin time, and low at the
Blanking A end time.
The Edge Gen module takes DPWMA and DPWMB from its own DPWM module, and the next one, and
uses them to generate edges for two outputs. For DPWM3, the DPWM0 is considered to be the next
DPWM. Each edge (rising and falling for DPWMA and DPWMB) has 8 options which can cause it.
The Edge Gen is controlled by the DPWMEDGEGEN register. It also has an enable/disable bit.
The IntraMux is controlled by the Auto Config registers. Intra Mux is short for intra multiplexer. The
IntraMux takes signals from multiple DPWMs and from the Edge Gen and combines them logically to
generate DPWMA and DPWMB signals This is useful for topologies like phase-shifted full bridge,
especially when they are controlled with automatic mode switching. Of course, it can all be disabled, and
DPWMA and DPWMB will be driven as described in the sections above. If the Intra Mux is enabled, high
resolution must be disabled, and DPWM edge resolution goes down to 4 ns.
Here is a drawing of the Edge Gen/Intra Mux:
A/B/C (N)
A/B/C (N+1)
C (N+2)
C (N+3)
INTRAMUX
PWM A
PWM B
EDGE GEN
A(N)
B(N)
A(N+1)
B(N+1)
EGEN A
EGEN B
B SELECT
A SELECT
A ON SELECT
A OFF SELECT
B ON SELECT
B OFF SELECT
Here is a list of the IntraMux modes for DPWMA:
0
1
2
3
4
5
=
=
=
=
=
=
DPWMA(n) pass through (default)
Edge-gen output, DPWMA(n)
DPWNC(n)
DPWMB(n) (Crossover)
DPWMA(n+1)
DPWMB(n+1)
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
43
PRODUCT PREVIEW
The options are:
0 = DPWM(n) A Rising edge
1 = DPWM(n) A Falling edge
2 = DPWM(n) B Rising edge
3 = DPWM(n) B Falling edge
4 = DPWM(n+1) A Rising edge
5 = DPWM(n+1) A Falling edge
6 = DPWM(n+1) B Rising edge
7 = DPWM(n+1) B Falling edge
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
6 = DPWMC(n+1)
7 = DPWMC(n+2)
8 = DPWMC(n+3)
and for DPWMB:
0 = DPWMB(n) pass through (default)
1 = Edge-gen output, DPWMB(n)
2 = DPWNC(n)
3 = DPWMA(n) (Crossover)
4 = DPWMA(n+1)
5 = DPWMB(n+1)
6 = DPWMC(n+1)
7 = DPWMC(n+2)
8 = DPWMC(n+3)
The DPWM number wraps around just like the Edge Gen unit. For DPWM4 the following definitions apply:
DPWM(n)
DPWM4
DPWM(n+1)
DPWM0
DPWM(n+2)
DPWM1
DPWM(n+3)
DPWM2
PRODUCT PREVIEW
4.14 Filter
The UCD31XX filter is a PID filter with many enhancements for power supply control. Some of its features
include:
• Traditional PID Architecture
• Programmable non-linear limits for automated modification of filter coefficients based on received
EADC error
• Multiple coefficient sets fully configurable by firmware
• Full 24-bit precision throughout filter calculations
• Programmable clamps on integrator branch and filter output
• Ability to load values into internal filter registers while system is running
• Ability to stall calculations on any of the individual filter branches
• Ability to turn off calculations on any of the individual filter branches
• Duty cycle, resonant period, or phase shift generation based on filter output.
• Flux balancing
• Voltage feed forward
44
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
Here is the first section of the Filter:
Limit Comparator
Limit 6
PID Filter Branch
Stages
Limit 5
…..
Limit 0
EADC_DATA
Xn
Kp Coef
Coefficient
select
<>
16
9
9
X
24
24
P
Xn-1 Reg
Ki Coef
9
Optional
Selected
by
KI_ADDER_
MODE
9
9
+
9
X
16
24
Ki High
24
24
24
+
24
Ki_yn reg
24
Clamp
I
24
Ki Low
Kd alpha
Kd coef
9
-
Kd yn_reg
32
9
9
24
X
24
Round
16
Xn - Xn-1
9
24
24
X
+
24
24
Clamp
D
The filter input, Xn, generally comes from a front end. Then there are three branches, P, I. and D. Note
that the D branch also has a pole, Kd Alpha. Clamps are provided both on the I branch and on the D
alpha pole.
The filter also supports a nonlinear mode, where up to 7 different sets of coefficients can be selected
depending on the magnitude of the error input Xn. This can be used to increase the filter gain for higher
errors to improve transient response.
Here is the output section of the filter:
24 P
24 I
24 D
Filter Yn
Clamp High
Yn Scale
+
26
Saturate
S2.23
24
24
Yn
S0.23
24
Shifter
S0.23
Clamp
Filter Yn
S0.23
Filter Yn
Clamp Low
All are S0.23
This section combines the P, I, and D sections, and provides for saturation, scaling, and clamping.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
45
PRODUCT PREVIEW
9
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
There is a final section for the filter, which permits its output to be matched to the DPWM:
Filter YN
S0.23
24
KCompx
14.0
DPWMx Period 14.0
X
38
S14.23
Round to
18 bits,
Clamp to
Positive
18
14.4
Truncate
low 4 bits
14 Filter Period
Bits [17:4] 14.0
14
14.0
PERIOD_MULT_SEL
Filter Output
Clamp High
PRODUCT PREVIEW
Filter YN (Duty %)
S0.23
24
KCompx
X
38
S14.23
Round to
18 bits,
Clamp to
Positive
18
Clamp
14.4
18 Filter Duty
14.4
14.0
DPWMx Period 14.0
Loop_VFF 14.0
14
Filter Output
Clamp Low
14.0
Resonant Duty 14.0
OUTPUT_MULT_SEL
This permits the filter output to be multiplied by a variety of correction factors to match the DPWM Period,
to provide for Voltage Feed Forward, or for other purposes. After this, there is another clamp. For resonant
mode, the filter can be used to generate both period and duty cycle.
4.14.1 Loop Multiplexer
The Loop Mux controls interconnections between the filters, front ends, and DPWMs. Any filter, front end,
and DPWM can be combined with each other in many configurations.
It
•
•
•
•
•
also controls the following connections:
DPWM to Front End
Front End DAC control from Filters or Constant Current/Constant Power Module
Filter Special Coefficients and Feed Forward
DPWM synchronization
Filter to DPWM
The following control modules are configured in the Loop Mux:
• Constant Power/Constant Current
• Cycle Adjustment (Current and flux balancing)
• Global Period
• Light Load (Burst Mode)
• Analog Peak Current Mode
46
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
4.14.2 Fault Multiplexer
In order to allow a flexible way of mapping several fault triggering sources to all the DPWMs channels, the
UCD3138 provides an extensive array of multiplexers that are united under the name Fault Mux module.
The Fault Mux Module supports the following types of mapping between all the sources of fault and all
different fault response mechanism inside each DPWM module.
• Many fault sources mapped to a single fault response mechanism. For instance an analog comparator
in charge of over voltage protection, a digital comparator in charge of over current protection and an
external digital fault pin can be all mapped to a fault-A signal connected to a single FAULT MODULE
and shut down DPWM1-A.
• A single fault source can be mapped to many fault response mechanisms inside many DPWM
modules. For instance an analog comparator in charge of over current protection can be mapped to
DPWM-0 through DPWM-3 by way of several fault modules.
• Many fault sources can be mapped to many fault modules inside many DPWM modules.
FAULT MUX
DPWM
CBC_PWM_AB_EN
Bit20 in DPWMCTRL0
PRODUCT PREVIEW
CYCLE BY CYCLE
DIG PCM
ANALOG PCM
FAULT - CBC
FAULT MODULE
AB FLAG
DISABLE PWM A AND B
CBC_FAULT_EN
Bit30 in DPWMFLTCTRL
FAULT - AB
DCOMP– 4X
EXT GPIO – 4X
ACOMP – 7X
FAULT -A
FAULT -B
FAULT MODULE
FAULT MODULE
FAULT MODULE
AB FLAG
A FLAG
DISABLE PWM A AND B
DISABLE PWM A ONLY
B FLAG
DISABLE PWM B ONLY
ALL_FAULT_EN
DPWM_EN
Bit 31 in DPWMFLTCTRL
Bit0 in DPWMCTRL0
The Fault Mux Module provides a multitude of fault protection functions within the UCD3138 high-speed
loop (Front End Control, Filter, DPWM and Loop Mux modules). The Fault Mux Module allows highly
configurable fault generation based on digital comparators, high-speed analog comparators and external
fault pins. Each of the fault inputs to the DPWM modules can be configured to one or any combination of
the fault events provided in the Fault Mux Module.
Each one of the DPWM engines has four fault modules. The modules are called CBC fault module, AB
fault module, A fault module and B fault module.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
47
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
The internal circuitry in all the four fault modules is identical, and the difference between the modules is
limited to the way the modules are attached to the DPWMs.
FAULT FLAG
FAULT IN
DPWM EN
FAULT EN
MAX COUNT
FAULT MODULE
All fault modules provide immediate fault detection but only once per DPWM switching cycle. Each one of
the fault modules own a separate max_count and the fault flag will be set only if sequential cycle-by-cycle
faults count exceeds max_count.
PRODUCT PREVIEW
Once the fault flag is set DPWMs need to be disabled by DPWM_EN going low in order to clear the fault
flags. Please note, all four Fault Modules share the same DPWM_EN control, all fault flags (output of Fault
Modules) will be cleared simultaneously.
All four Fault Modules share the same global FAULT_EN as well. Therefore a specific Fault Module
cannot be enabled/ disabled separately.
FAULT - CBC
CYCLE BY CYCLE
CLIM
Unlike Fault Modules, only one Cycle by Cycle block is available in each DPWM module.
The Cycle by Cycle block works in conjunction with CBC Fault Module and enables DPWM reaction to
signals arriving from Analog Peak current mode (PCM) module.
The Fault Mux Module supports the following basic functions:
• 4 digital comparators with programmable thresholds and fault generation
• Configuration for 7 high speed analog comparators with programmable thresholds and fault generation
• External GPIO detection control with programmable fault generation
• Configurable DPWM fault generation for DPWM Current Limit Fault, DPWM Over-Voltage Detection
Fault, DPWM A External Fault, DPWM B External Fault and DPWM IDE Flag
• Clock Failure Detection for High and Low Frequency Oscillator blocks
• Discontinuous Conduction Mode Detection
48
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
Digital Comparator 0
Control
Front End
Control 0
Digital Comparator 1
Control
Front End
Control 1
Digital Comparator 2
Control
Front End
Control 2
Digital Comparator 3
Control
fault[2:0]
External GPIO
Detection
DPWM 0
Fault Control
DPWM 1
Fault Control
DPWM 2
Fault Control
DPWM 3
Fault Control
DPWM 0
DPWM 1
DPWM 2
DPWM 3
Analog Comparator 0
Control
Analog
Comparator 0
Analog Comparator 1
Control
Analog
Comparator 1
Analog Comparator 2
Control
Analog
Comparator 2
Analog Comparator 3
Control
Analog
Comparator 3
Analog Comparator 4
Control
Analog
Comparator 4
Analog Comparator 5
Control
Analog
Comparator 5
Analog Comparator 6
Control
Analog
Comparator 6
Analog Comparator
Automated Ramp
Figure 4-2. Fault Mux Block Diagram
4.15 Communication Ports
4.15.1 SCI (UART) Serial Communication Interface
A maximum of two independent Serial Communication Interface (SCI) or Universal Asynchronous
Receiver/Transmitter (UART) interfaces are included within the device for asynchronous start-stop serial
data communication (see the pin out sections for details) Each interface has a 24 bit prescaler for
supporting programmable baud rates and has programmable data word and stop bit options. Half or full
duplex operation is configurable through register bits. A loop back feature can also be setup for firmware
verification. Both SCI-TX and SCI-RX pin sets can be used as GPIO pins when the peripheral is not being
used.
4.15.2 PMBUS
The PMBus Interface supports independent master and slave modes controlled directly by firmware
through a processor bus interface. Individual control and status registers enable firmware to send or
receive I2C, SMBus or PMBus messages in any of the accepted protocols, in accordance with the I2C
Specification, SMBus Specification (Version 2.0) and the PMBUS Power System Management Protocol
Specification.
The PMBus interface is controlled through a processor bus interface, utilizing a 32-bit data bus and 6-bit
address bus. The PMBus interface is connected to the expansion bus, which features 4 byte write
enables, a peripheral select dedicated for the PMBus interface, separated 32-bit data buses for reading
and writing of data and active-low write and output enable control signals. In addition, the PMBus Interface
connects directly to the I2C/SMBus/PMBus Clock, Data, Alert, and Control signals.
Example: PMBus Address Decode via ADC12 Reading
The user can allocate 2 pins of the 12-bit ADC input channels, AD_00 and AD_01, for PMBus address
decoding. At power-up the device applies IBIAS to each address detect pin and the voltage on that pin is
captured by the internal 12-bit ADC.
Where bin(VAD0x) is the address bin for one of 12 address as shown inFigure 4-3.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
49
PRODUCT PREVIEW
HFO/LFO
Fail Detect
DCM Detection
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
Vdd
AD00,
AD01
pin
I BIAS
On/Off Control
Resister to
set PMBus
Address
To ADC Mux
Figure 4-3. PMBus Address Detection Method
4.15.3 General Purpose ADC12
PRODUCT PREVIEW
The ADC12 is a 12 bit, high speed analog to digital converter, equipped with the following options:
• Typical conversion speed of 268 ksps
• Conversions can consist from 1 to 16 ADC channel conversions in any desired sequence
• Post conversion averaging capability, ranging from 4X, 8X, 16X or 32X samples
• Configurable triggering for ADC conversions from the following sources: firmware, DPWM rising edge,
ADC_EXT_TRIG pin or Analog Comparator results
• Interrupt capability to embedded processor at completion of ADC conversion
• Six digital comparators on the first 6 channels of the conversion sequence using either raw ADC data
or averaged ADC data
• Two 10 µA current sources for excitation of PMBus addressing resistors
• Dual sample and hold for accurate power measurement
• Internal temperature sensor for temperature protection and monitoring
The control module ( ADC12 Contol Block Diagram) contains the control and conversion logic for autosequencing a series of conversions. The sequencing is fully configurable for any combination of 16
possible ADC channels through an analog multiplexer embedded in the ADC12 block. Once converted,
the selected channel value is stored in the result register associated with the sequence number. Input
channels can be sampled in any desired order or programmed to repeat conversions on the same channel
multiple times during a conversion sequence. Selected channel conversions are also stored in the result
registers in order of conversion, where the result 0 register is the first conversion of a 16-channel
sequence and result 15 register is the last conversion of a 16-channel sequence. The number of channels
converted in a sequence can vary from 1 to 16.
Unlike EADC0 through EADC2, which are primarily designed for closing high speed compensation loops,
the ADC12 is not usually used for loop compensation purposes. The EADC converters have a
substantially faster conversion rate, thus making them more attractive for closed loop control. The ADC12
features make it best suited for monitoring and detection of currents, voltages, temperatures and faults.
50
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
ADC12 Block
ADC12 Registers
ADC
Averaging
S/H
16 ADC
Channels
12-bit SAR
ADC
ADC12
Control
Digital
Comparators
ADC Channel[15:0]
DPWM
Modules
Analog
Comparators
Figure 4-4. ADC12 Control Block Diagram
4.15.4 Timers
External to the Fusion Digital Power Peripherals there are 3 different types of timers in UCD3138. They
are the 24-bit timer, 16-bit timer and the Watchdog timer
4.15.4.1 24-bit PWM Timer
There is one 24 bit counter PWM timer which runs off the Interface Clock and can further be divided down
by an 8-bit pre-scalar to generate a slower PWM time period. The timer has two compare registers (Data
Registers) for generating the PWM set/unset events. Additionally, the timer has a shadow register (Data
Buffer register) which can be used to store CPU updates of the compare events while still using the timer.
The selected shadow register update mode happens after the compare event matches.
The two capture pins TCMP0 and TCMP1 are inputs for recording a capture event. A capture event can
be set either to rising, falling, or both edges of the capture pin. Upon this event, the counter value is stored
in the corresponding capture data register.
The counter reset can be configured to happen on a counter roll over, a compare equal event, or by
software controlled register. Five Interrupts from the PWM timer can be set, which are the counter rollover
event (overflow), either capture event 0 or 1, or the two comparison match events. Each interrupt can be
disabled or enabled.
Upon an event comparison on only the second event, the TCMP pin can be configured to set, clear, toggle
or have no action at the output. The value of PWM pin output can be read for status or simply configured
as general purpose I/O for reading the value of the input at the pin. The first compare event can only be
used as an interrupt.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
51
PRODUCT PREVIEW
ADC External Trigger (from pin)
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
4.15.4.2 16-Bit PWM Timers
There are four 16 bit counter PWM timers which run off the Interface Clock and can further be divided
down by a 8-bit pre-scaler to generate slower PWM time periods. Each timer has two compare registers
(Data Registers) for generating the PWM set/unset events. Additionally, each timer has a shadow register
(Data Buffer register) which can be used to store CPU updates of compare events while still using the
timer. The selected shadow register update mode happens after the compare event matches.
The counter reset can be configured to happen on a counter roll over, a compare equal event, or by a
software controlled register. Interrupts from the PWM timer can be set due to the counter rollover event
(overflow) or by the two comparison match events. Each comparison match and the overflow interrupts
can be disabled or enabled.
Upon an event comparison, the PWM pin can be configured to set, clear, toggle or have no action at the
output. The value of PWM pin output can be read for status or simply configured as General Purpose I/O
for reading the value of the input at the pin.
4.15.4.3 Watchdog Timer
PRODUCT PREVIEW
A watchdog timer is provided on the device for ensuring proper firmware loop execution. The timer is
clocked off of a separate low speed oscillator source for providing a timeout range between 10 ms and 1.3
s. If the timer is allowed to expire, a reset condition is issued to the ARM processor. The watchdog is reset
by a simple CPU write bit to the watchdog key register by the firmware routine. On device power-up the
watchdog is disabled. Yet after it is enabled, the watchdog cannot be disabled by firmware. Only a device
reset can put this bit back to the default disabled state. A half timer flag is also provided for status
monitoring of the watchdog.
4.16 Miscellaneous Analog
The Miscellaneous Analog Control (MAC) Registers are a catch-all of registers that control and monitor a
wide variety of functions. These functions include device supervisory features such as Brown-Out and
power saving configuration, general purpose input/output configuration and interfacing, internal
temperature sensor control and current sharing control.
The MAC module also provides trim signals to the oscillator and AFE blocks. These controls are usually
used at the time of trimming at manufacturing; therefore this document will not cover these trim controls.
The MAC registers and peripherals are all available in the UCD3138 (64 pin version). Other UCD31xx
devices may have reduced resources. See the device pin out description for details.
4.17 Package ID Information
Package ID register includes information regarding the package type of the device and can be read by
firmware for reporting through PMBus or for other package sensitive decisions.
BIT NUMBER
Bit Name
1:0
PKG_ID
Access
R/W
Default
00
4.18 Brownout
Brownout function is used to determine if the device supply voltage is lower than a threshold voltage, a
condition that may be considered unsafe for proper operation of the device.
The brownout threshold is higher than the reset threshold voltage; therefore, when the supply voltage is
lower than brownout threshold, it still does not necessarily trigger a device reset.
The brownout interrupt flag can be polled or alternatively can trigger an interrupt to service such case by
an interrupt service routine. Please see the Power On Reset (POR) / Brown Out Reset (BOR) section.
52
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
4.19 Global I/O
Up to 30 pins in UCD31xx can be configured to serve as a general purpose input or output pin (GPIO).
This includes all digital input or output pins except for the RESET pin.
The pins that cannot be configured as GPIO pins are the supply pins, ground pins, ADC-12 analog input
pins, EADC analog input pins and the RESET pin.
There are two ways to configure and use the digital pins as GPIO pins:
1. Through the centralized Global I/O control registers.
2. Through the distributed control registers in the specific peripheral that shares it pins with the standard
GPIO functionality.
The Global I/O registers include Global I/O EN register, Global I/O OE Register, Global I/O Open Drain
Control Register, Global I/O Value Register and Global I/O Read Register.
The following is showing the format of Global I/O EN Register (GLBIOEN) as an example:
BIT NUMBER
29:0
Bit Name
GLOBAL_IO_EN
Access
R/W
Default
00_0000_0000_0000_0000_0000_0000_0000
Bits 29-0: GLOBAL_IO_EN – This register enables the global control of digital I/O pins
0 = Control of IO is done by the functional block assigned to the IO (Default)
1 = Control of IO is done by Global IO registers.
BIT
PIN_NAME
29
PIN NUMBER
UCD3138-64 PIN
UCD3138-40 PIN
FAULT[3]
43
NA
28
ADC_EXT_TRIG
12, 26
8
27
TCK
37
21
26
TDO
38
20
25
TMS
40
24
24
TDI
39
23
23
SCI_TX[1]
29
NA
22
SCI_TX[0]
14
22
21
SCI_RX[1]
30
NA
20
SCI_RX[0]
13
23
19
TMR_CAP
12, 26, 41
8, 21
18
TMR_PWM[1]
32
NA
17
TMR_PWM[0]
12, 26, 31, 37
21
16
PMBUS-CLK
15
9
15
PMBUS-DATA
16
10
14
CONTROL
30
20
13
ALERT
29
19
12
EXT_INT
26, 34
NA
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
53
PRODUCT PREVIEW
The Global I/O registers offer full control of:
1. Configuring each pin as a GPIO.
2. Setting each pin as input or output.
3. Reading the pin’s logic state, if it is configured as an input pin.
4. Setting the logic state of the pin, if it is configured as an output pin.
5. Connecting pin/pins to high rail through internal pull up resistors.
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
BIT
PIN_NAME
11
10
PIN NUMBER
UCD3138-64 PIN
UCD3138-40 PIN
FAULT[2]
42
25
FAULT[1]
36
23
9
FAULT[0]
35, 39
22
8
SYNC
12, 26,37
8, 21
7
DPWM3B
24
18
6
DPWM3A
23
17
5
DPWM2B
22
16
4
DPWM2A
21
15
3
DPWM1B
20
14
2
DPWM1A
19
13
1
DPWM0B
18
12
0
DPWM0A
17
11
4.20 Temperature Sensor Control
Temperature sensor control register provides internal temperature sensor enabling and trimming
capabilities. The internal temperature sensor is disabled as default.
PRODUCT PREVIEW
Temp Cal
Temperature
Sensor
ADC 12
Ch14
Figure 4-5. Internal Temp Sensor
Temperature sensor is calibrated at room temperature (25 °C) via a calibration register value.
The temperature sensor is measured using ADC12 (via Ch14). The temperature is then calculated using a
mathematical formula involving the calibration register (this effectively adds a delta to the ADC
measurement).
The temperature sensor can be enabled or disabled.
4.21 I/O Mux Control
In different packages of UCD3138 several I/O functions are multiplexed and routed toward a single
physical pin. I/O Mux Control register may be used in order to choose a single specific functionality that is
desired to be assigned to a physical device pin for your application.
54
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
ZHCS429 – MARCH 2012
4.21.1 JTAG Use for I/O and JTAG Security
The UCD3138 provides a JTAG interface for debugging and for uploading data and programs. The pins
are multiplexed with other pins, and will not be available in certain topologies. For power supplies, other
debugging techniques (PMBus, UART, code instrumentation) are often superior to JTAG. Code
downloading is much faster via PMBus, or with a user boot program via UART. PMBus support is
available from TI. JTAG for debugging has limited support from TI’s Code Composer Studio. JTAG
parameter download may be supported by third parties.
4.22 Current Sharing Control
UCD3138 provides three separate modes of current sharing operation.
• Analog bus current sharing
• PWM bus current sharing
• Master/Slave current sharing
The simplified current sharing circuitry is shown in the drawing below:
PRODUCT PREVIEW
3.3 V
I const
Digital
3.3 V
3.3 V
ESD
R2
R1
ESD RES
AD13
AD02
q2
ESD
ESD RES
ESD
q1
EXT CAP
R0
ADC12 &
CMP
CURRENT SHARING
MODE
ADC12 &
CMP
FOR TEST ONLY,
ALWAYS KEEP 00
CS_MODE
EN_SW1
EN_SW2
EN_SW3
DPWM
Off (3-state)
00
00 (default)
0
0
0
0
PWM Bus
00
01
1
0
1
ACTIVE
Analog Bus or Master
00
10
0
1
0
0
Slave
00
11
0
0
0
0
The period and the duty of 8-bit PWM current source and the state of the SW1 and SW2 switches can be
controlled through the current sharing control register (CSCTRL).
4.23 Temperature Reference
The temperature reference register (TEMPREF) provides the ADC12 count when ADC12 measures the
internal temperature sensor (channel 14) during the factory trim and calibration.
This information can be used by different periodic temperature compensation routines implemented in the
firmware. But it should not be overwritten by firmware, otherwise this factory written value will be lost.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
55
UCD3138
ZHCS429 – MARCH 2012
www.ti.com
4.24 Power Disable Control or (Clock Gating Control)
Power disable control register provides control bits that can enable or disable arrival of clock to several
peripherals such as, PCM, CPCC, digital filters, front ends, DPWMs, UARTs, ADC-12 and more.
All these controls are enabled as default. If a specific peripheral is not used in a specific application the
clock gate can be disabled in order to block the propagation of clock signal to that peripheral and therefore
reduce the overall current consumption of the device.
PRODUCT PREVIEW
56
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
IC Grounding and Layout Recommendations
•
•
•
•
•
•
•
•
•
Two grounds are recommended: AGND (analog) and DGND (digital).
– AGND plane should be on a different layer than DGND, and right under the UCD3xxx device.
– UCD3xxx power pad should be tied to AGND plane by at least 4 vias
– AGND plane should be just large enough to connect to all required components.
– Power ground (PGND) can be independent or combined with DGND
Both 3.3VD and 3.3VA should have a local 0.1µF capacitor placed as close as possible to the device
pins
BPCAP decoupling (2.2 µF typically) MUST be connected to DGND
All analog signal filter capacitors should be tied to AGND
– If the UCD7201 or UCD7100 driver is used, the filter capacitor for the current sensing pin can be
tied to DGND for easy layout
All digital signals, such as GPIO, PMBus and PWM are referenced to DGND.
The RESET pin capacitor (0.1µF) should be connected to either DGND or AGND locally. A 10kΩ pullup resistor to 3.3V is recommended.
All filter and decoupling capacitors should be placed close to UCD3xxx as possible
– Resistor placement is less critical and can be moved a little further away
The DGND and AGND net-short resistor MUST be placed right between one UCD3xxx’s DGND pin
and one AGND pin. Ground connections to the net short element should be made by a large via (or
multiple paralleled vias) for each terminal of the net-short element.
If a UCD7201 or UCD7100 device is on the control card and there is a PGND connection, a net-short
resistor should be tied to the DGND plane and PGND plane by multiple vias. In addition the net-short
element should be close to the driver IC.
– The power pad of the driver IC should be tied to DGND
IC Grounding and Layout Recommendations
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
57
PRODUCT PREVIEW
5
ZHCS429 – MARCH 2012
UCD3138
ZHCS429 – MARCH 2012
6
www.ti.com
References
1.
2.
3.
4.
5.
Programmer's Manual
ARM Documentation
Fusion Digital Power Designer
PMBus Standards
SMBus Standards
PRODUCT PREVIEW
58
References
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
7
ZHCS429 – MARCH 2012
Mechanical Data
PRODUCT PREVIEW
Mechanical data is appended to the core document when published.
Mechanical Data
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
59
PACKAGE OPTION ADDENDUM
www.ti.com
18-May-2012
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package
Drawing
Pins
Package Qty
Eco Plan
(2)
Lead/
Ball Finish
MSL Peak Temp
(3)
UCD3138RGCR
ACTIVE
VQFN
RGC
64
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-3-260C-168 HR
UCD3138RGCT
ACTIVE
VQFN
RGC
64
250
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-3-260C-168 HR
UCD3138RHAR
PREVIEW
VQFN
RHA
40
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-3-260C-168 HR
UCD3138RHAT
PREVIEW
VQFN
RHA
40
250
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-3-260C-168 HR
Samples
(Requires Login)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
30-May-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
UCD3138RGCR
VQFN
RGC
64
2000
330.0
16.4
9.3
9.3
1.5
12.0
16.0
Q2
UCD3138RGCT
VQFN
RGC
64
250
180.0
16.4
9.3
9.3
1.5
12.0
16.0
Q2
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
30-May-2012
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
UCD3138RGCR
VQFN
RGC
64
2000
346.0
346.0
33.0
UCD3138RGCT
VQFN
RGC
64
250
210.0
185.0
35.0
Pack Materials-Page 2
重要声明
德州仪器(TI) 及其下属子公司有权在不事先通知的情况下, 随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改，
并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息 , 并验证这些信息是否完整且是最新的。所有产品的
销售都遵循在订单确认时所提供的TI 销售条款与条件。
TI 保证其所销售的硬件产品的性能符合TI 标准保修的适用规范。仅在TI 保证的范围内 , 且TI 认为有必要时才会使用测试或其它质
量控制技术。除非政府做出了硬性规定 , 否则没有必要对每种产品的所有参数进行测试。
TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关
的风险，客户应提供充分的设计与操作安全措施。
TI 不对任何TI 专利权、版权、屏蔽作品权或其它与使用了TI 产品或服务的组合设备、机器、流程相关的TI 知识产权中授予的直接
或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息，不能构成从TI 获得使用这些产品或服务的许可、授
权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可，或是TI 的专利权或其它知识产权方面的许可。
对于TI 的产品手册或数据表，仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制
信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。
在转售TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关TI 产品或服务的明示或暗示授权，且这是非法的、
欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。
TI 产品未获得用于关键的安全应用中的授权，例如生命支持应用（在该类应用中一旦TI 产品故障将预计造成重大的人员伤亡），除
非各方官员已经达成了专门管控此类使用的协议。购买者的购买行为即表示，他们具备有关其应用安全以及规章衍生所需的所有专业
技术和知识，并且认可和同意，尽管任何应用相关信息或支持仍可能由TI 提供，但他们将独力负责满足在关键安全应用中使用其产 品及TI
产品所需的所有法律、法规和安全相关要求。此外，购买者必须全额赔偿因在此类关键安全应用中使用TI 产品而对TI 及其 代表造成的损失。
TI 产品并非设计或专门用于军事/航空应用，以及环境方面的产品，除非TI 特别注明该产品属于“军用”或“增强型塑料”产品。只 有TI
指定的军用产品才满足军用规格。购买者认可并同意，对TI 未指定军用的产品进行军事方面的应用，风险由购买者单独承担，
并且独力负责在此类相关使用中满足所有法律和法规要求。
TI 产品并非设计或专门用于汽车应用以及环境方面的产品，除非TI 特别注明该产品符合ISO/TS 16949 要求。购买者认可并同意，
如果他们在汽车应用中使用任何未被指定的产品，TI 对未能满足应用所需要求不承担任何责任。
可访问以下URL 地址以获取有关其它TI 产品和应用解决方案的信息：
产品
应用
数字音频
www.ti.com.cn/audio
通信与电信
www.ti.com.cn/telecom
放大器和线性器件
www.ti.com.cn/amplifiers
计算机及周边
www.ti.com.cn/computer
数据转换器
www.ti.com.cn/dataconverters
消费电子
www.ti.com/consumer-apps
DLP® 产品
www.dlp.com
能源
www.ti.com/energy
DSP - 数字信号处理器
www.ti.com.cn/dsp
工业应用
www.ti.com.cn/industrial
时钟和计时器
www.ti.com.cn/clockandtimers
医疗电子
www.ti.com.cn/medical
接口
www.ti.com.cn/interface
安防应用
www.ti.com.cn/security
逻辑
www.ti.com.cn/logic
汽车电子
www.ti.com.cn/automotive
电源管理
www.ti.com.cn/power
视频和影像
www.ti.com.cn/video
微控制器 (MCU)
www.ti.com.cn/microcontrollers
RFID 系统
www.ti.com.cn/rfidsys
OMAP 机动性处理器
www.ti.com/omap
无线连通性
www.ti.com.cn/wirelessconnectivity
www.deyisupport.com
IMPORTANT NOTICE
德州仪器在线技术支持社区
邮寄地址： 上海市浦东新区世纪大道 1568 号，中建大厦 32 楼 邮政编码： 200122
Copyright © 2012 德州仪器 半导体技术（上海）有限公司
UCD3138
Highly Integrated Digital Controller for Isolated Power
Data Manual
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Literature Number: SLUSAP2 A
March 2012 – Revised March 2012
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
Contents
1
Introduction
1.1
1.2
2
Overview
2.1
2.2
2.3
2.4
2.5
2.6
2.7
2.8
3
4.3
4.4
4.5
4.6
4.7
4.8
4.9
4.10
..................................................................................................... 15
ABSOLUTE MAXIMUM RATINGS ......................................................................................
THERMAL INFORMATION ..............................................................................................
RECOMMENDED OPERATING CONDITIONS .......................................................................
ELECTRICAL CHARACTERISTICS ....................................................................................
PMBus/SMBus/I2C Timing ...............................................................................................
Power On Reset (POR) / Brown Out Reset (BOR) ...................................................................
Typical Clock Gating Power Savings ...................................................................................
Functional Overview
4.1
4.2
2
............................................................................................................................ 7
Description ................................................................................................................... 7
Ordering Information ........................................................................................................ 8
Product Selection Matrix ................................................................................................... 8
Functional Block Diagram .................................................................................................. 9
UCD3138 64 QFN – Pin Assignments ................................................................................. 10
Pin Functions .............................................................................................................. 11
UCD3138 40 QFN – Pin Assignments ................................................................................. 13
Pin Functions .............................................................................................................. 14
Electrical Specifications
3.1
3.2
3.3
3.4
3.5
3.6
3.7
4
........................................................................................................................ 6
Features ...................................................................................................................... 6
Applications .................................................................................................................. 7
.......................................................................................................... 22
ARM Processor ............................................................................................................
Memory .....................................................................................................................
4.2.1
CPU Memory Map and Interrupts ............................................................................
4.2.1.1
Memory Map (After Reset Operation) ...........................................................
4.2.1.2
Memory Map (Normal Operation) ................................................................
4.2.1.3
Memory Map (System and Peripherals Blocks) ................................................
4.2.2
Boot ROM .......................................................................................................
4.2.3
Customer Boot Program .......................................................................................
4.2.4
Flash Management .............................................................................................
System Module ............................................................................................................
4.3.1
Address Decoder (DEC) .......................................................................................
4.3.2
Memory Management Controller (MMC) ....................................................................
4.3.3
System Management (SYS) ...................................................................................
4.3.4
Central Interrupt Module (CIM) ...............................................................................
Peripherals .................................................................................................................
4.4.1
Fusion Digital Power Peripherals .............................................................................
4.4.1.1
Front End ............................................................................................
4.4.1.2
DPWM Module .....................................................................................
4.4.1.3
DPWM Events ......................................................................................
4.4.1.4
High Resolution PWM .............................................................................
4.4.1.5
Over Sampling ......................................................................................
4.4.1.6
DPWM Interrupt Generation ......................................................................
4.4.1.7
DPWM Interrupt Scaling/Range ..................................................................
DPWM Modes of Operation ..............................................................................................
4.5.1
Normal Mode ....................................................................................................
Phase Shifting .............................................................................................................
DPWM Multiple Output Mode ............................................................................................
DPWM Resonant Mode ..................................................................................................
Triangular Mode ...........................................................................................................
Leading Edge Mode .......................................................................................................
Contents
15
15
15
15
19
20
21
22
22
22
22
23
23
23
24
24
24
24
24
24
25
26
26
26
27
28
30
30
30
30
31
31
33
34
36
37
38
Copyright © 2012, Texas Instruments Incorporated
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
Sync FET Ramp and IDE Calculation ..................................................................................
Automatic Mode Switching ...............................................................................................
4.12.1 Phase Shifted Full Bridge Example ..........................................................................
4.12.2 LLC Example ....................................................................................................
4.12.3 Mechanism for Automatic Mode Switching ..................................................................
DPWMC, Edge Generation, IntraMux ..................................................................................
Filter .........................................................................................................................
4.14.1 Loop Multiplexer ................................................................................................
4.14.2 Fault Multiplexer ................................................................................................
Communication Ports .....................................................................................................
4.15.1 SCI (UART) Serial Communication Interface ...............................................................
4.15.2 PMBUS ..........................................................................................................
4.15.3 General Purpose ADC12 ......................................................................................
4.15.4 Timers ............................................................................................................
4.15.4.1 24-bit PWM Timer ..................................................................................
4.15.4.2 16-Bit PWM Timers ................................................................................
4.15.4.3 Watchdog Timer ....................................................................................
Miscellaneous Analog .....................................................................................................
Package ID Information ...................................................................................................
Brownout ...................................................................................................................
Global I/O ...................................................................................................................
Temperature Sensor Control .............................................................................................
I/O Mux Control ............................................................................................................
4.21.1 JTAG Use for I/O and JTAG Security ........................................................................
Current Sharing Control ..................................................................................................
Temperature Reference ..................................................................................................
Power Disable Control or (Clock Gating Control) .....................................................................
40
40
40
41
42
43
44
46
47
49
49
49
50
51
51
52
52
52
52
52
53
54
54
55
55
55
56
5
IC Grounding and Layout Recommendations ........................................................................
6
References .......................................................................................................................
7
Mechanical Data ................................................................................................................
Revision History .........................................................................................................................
57
58
59
60
4.11
4.12
4.13
4.14
4.15
4.16
4.17
4.18
4.19
4.20
4.21
4.22
4.23
4.24
Copyright © 2012, Texas Instruments Incorporated
Contents
3
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
List of Figures
3-1
I2C/SMBus/PMBus Timing Diagram ........................................................................................... 20
3-2
Bus timing in Extended Mode
3-3
4-1
4-2
4-3
4-4
4-5
4
..................................................................................................
Power On Reset (POR) / Brown Out Reset (BOR) ..........................................................................
EADC Module .....................................................................................................................
Fault Mux Block Diagram .......................................................................................................
PMBus Address Detection Method ............................................................................................
ADC12 Control Block Diagram .................................................................................................
Internal Temp Sensor ............................................................................................................
List of Figures
20
20
27
49
50
51
54
Copyright © 2012, Texas Instruments Incorporated
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
List of Tables
.....................................................................................................................
.....................................................................................................................
2
I C/SMBus/PMBus Timing Characteristics ....................................................................................
Interrupt Priority Table ...........................................................................................................
DPWM Interrupt Divide Ratio ...................................................................................................
2-1
Pin Functions
11
2-2
Pin Functions
14
3-1
4-1
4-2
Copyright © 2012, Texas Instruments Incorporated
List of Tables
19
25
30
5
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
Highly Integrated Digital Controller for Isolated Power
Check for Samples: UCD3138
1
Introduction
1.1
Features
1
• Digital Control of up to 3 Independent
Feedback Loops
– Dedicated PID based hardware
– 2-pole/2-zero configurable
– Non-Linear Control
• Up to 16MHz Error Analog to Digital Converter
(EADC)
– Configurable Resolution as Small as
1mV/LSB
– Automatic Resolution Selection
– Up to 8x Oversampling
– Hardware Based Averaging (up to 8x)
– 14 bit Effective DAC
• Up to 8 High Resolution Digital Pulse Width
Modulated (DPWM) Outputs
– 250ps Pulse Width Resolution
– 4ns Frequency Resolution
– 4ns Phase Resolution
– Adjustable Phase Shift Between Outputs
– Adjustable Dead-band Between Pairs
– Up to 2MHz Switching Frequency
• Configurable PWM Edge Movement
– Trailing Modulation
– Leading Modulation
– Dual Edge Modulation
• Configurable Feedback Control
– Voltage Mode
– Average Current Mode
– Peak Current Mode Control
– Constant Current
– Constant Power
• Configurable Modulation Methods
– Frequency Modulation
– Phase Shift Modulation
– Pulse Width Modulation
• Fast, Automatic and Smooth Mode Switching
– Frequency Modulation and PWM
– Phase Shift Modulation and PWM
• High Efficiency and Light Load Management
– Burst Mode
– Ideal Diode Emulation
– Synchronous Rectifier Soft On/Off
– Low IC Standby Power
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Soft Start / Stop with and without Pre-bias
Fast Input Voltage Feed Forward Hardware
Primary Side Voltage Sensing
Copper Trace Current Sensing
Flux and Phase Current Balancing for NonPeak Current Mode Control Applications
Current Share Bus Support
– Analog Average
– Master/Slave
Feature Rich Fault Protection Options
– 7 High Speed Analog Comparators
– Cycle-by-Cycle Current Limiting
– Programmable Fault Counting
– External Fault Inputs
– 4–10 Digital Comparators
– Programmable blanking time
Synchronization of DPWM waveforms between
multiple UCD313x devices
14 channel, 12 bit, 265 ksps General Purpose
ADC with integrated
– Programmable averaging filters
– Dual sample and hold
Internal Temperature Sensor
Fully Programmable High-Performance
31.25MHz, 32-bit ARM7TDMI-S Processor
– 32 kByte (kB) Program Flash
– 2 kB Data Flash with ECC
– 4 kB Data RAM
– 4 kB Boot ROM Enables Firmware Boot-Load
in the Field via I2C or UART
Communication Peripherals
– I2C/PMBus
– 2 UARTs
JTAG Debug Port
Timer capture with selectable input pins
Up to 5 Additional General Purpose Timers
Built In Watchdog: BOD and POR
64-pin QFN and 40-pin QFN packages
Operating Temperature: –40°C to 125°C
Fusion Digital Power GUI Support
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright © 2012, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date. Products conform to
specifications per the terms of the Texas Instruments standard warranty. Production
processing does not necessarily include testing of all parameters.
UCD3138
www.ti.com
1.2
•
•
•
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
Applications
Power Supplies and Telecom Rectifiers
Power Factor Correction
Isolated dc-dc Modules
2
Overview
2.1
Description
The UCD3138 is a digital power supply controller from Texas Instruments offering superior levels of
integration and performance in a single chip solution. The flexible nature of the UCD3138 makes it
suitable for a wide variety of power conversion applications. In addition, multiple peripherals inside the
device have been specifically optimized to enhance the performance of ac/dc and isolated dc/dc
applications and reduce the solution component count in the IT and network infrastructure space.
The UCD3138 is a fully programmable solution offering customers complete control of their application,
along with ample ability to differentiate their solution. At the same time, TI is committed to simplifying our
customer’s development effort through offering best in class development tools, including application
firmware, Code Composer Studio™ software development environment, and TI’s Fusion Power
Development GUI which enables customers to configure and monitor key system parameters.
At the core of the UCD3138 controller are the digital control loop peripherals, also known as Fusion Digital
Power Peripherals (FDPP). Each FDPP implements a high speed digital control loop consisting of a
dedicated Error Analog to Digital Converter (EADC), a PID based 2 pole–2 zero digital compensator and
DPWM outputs with 250 ps pulse width resolution. The device also contains a 12-bit, 265ksps general
purpose ADC with up to 14 channels, timers, interrupt control, JTAG debug and PMBus and UART
communications ports. The device is based on a 32-bit ARM7TDMI-S RISC microcontroller that performs
real-time monitoring, configures peripherals and manages communications. The ARM microcontroller
executes its program out of programmable flash memory as well as on-chip RAM and ROM.
In addition to the FDPP, specific power management peripherals have been added to enable high
efficiency across the entire operating range, high integration for increased power density, reliability, and
lowest overall system cost and high flexibility with support for the widest number of control schemes and
topologies. Such peripherals include: light load burst mode, synchronous rectification, LLC and phase
shifted full bridge mode switching, input voltage feed forward, copper trace current sense, ideal diode
emulation, constant current constant power control, synchronous rectification soft on and off, peak current
mode control, flux balancing, secondary side input voltage sensing, high resolution current sharing,
hardware configurable soft start with pre bias, as well as several other features. Topology support has
been optimized for voltage mode and peak current mode controlled phase shifted full bridge, single and
dual phase PFC, bridgeless PFC, hard switched full bridge and half bridge, and LLC half bridge and full
bridge.
Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
7
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
2.2
www.ti.com
Ordering Information
PART NUMBER
PIN COUNT
PACKAGE
SUPPLY
TOP SIDE MARKING
OPERATING TEMPERATURE
RANGE, TA
UCD3138RGCT
64
QFN
250 (Small Reel)
UCD3138
–40°C to 125°C
UCD3138RGCR
64
QFN
2000 (Large Reel)
UCD3138
–40°C to 125°C
UCD3138RHAT
40
QFN
250 (Small Reel)
UCD3138
–40°C to 125°C
UCD3138RHAR
40
QFN
2500 (large Reel)
UCD3138
–40°C to 125°C
2.3
Product Selection Matrix
FEATURE
ARM7TDMI-S Core Processor
UCD3138 64 PIN
UCD3138 40 PIN
31.25 MHz
31.25 MHz
High Resolution DPWM Outputs (250ps Resolution)
8
8
Number of High Speed Independent Feedback Loops (# Regulated Output
Voltages)
3
3
12-bit, 265ksps, General Purpose ADC Channels
14
7
Digital Comparators at ADC Outputs
4
4
Flash Memory (Program)
32 KB
32 KB
Flash Memory (Data)
2 KB
2 KB
Flash Security
RAM
DPWM Switching Frequency
√
√
4KB
4 KB
up to 2 MHz
up to 2 MHz
Programmable Fault Inputs
4
1 + 2 (1)
High Speed Analog Comparators with Cycle-by-Cycle Current Limiting
(2)
7
UART (SCI)
2
6 (2)
1 + 1 (1)
PMBus
√
√
Timers
4 (16 bit) and 1 (24 bit)
4 (16 bit) and 1 (24 bit)
Timer PWM Outputs
2
1
Timer Capture Inputs
1
1 (1)
Watchdog
√
√
On Chip Oscillator
√
√
Power-On Reset and Brown-Out Reset
√
√
JTAG
√
√
64 Pin QFN (9mm x 9mm)
40 Pin QFN (6mm x 6mm)
Package Offering
Internal Reference (Tolerance)
±1%
±1%
Sync IN and Sync OUT Functions
√
√
Total GPIO (includes all pins with multiplexed functions such as, DPWM, Fault
Inputs, SCI, etc.)
30
17
External Interrupts
1
0
(1)
(2)
8
This number represents an alternate pin out that is programmable via firmware. See the Peripherals Programming manual for details.
To facilitate simple OVP and UVP connections both comparators B and C are connected to the AD03 pin.
Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
2.4
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
Functional Block Diagram
Loop MUX
Front End 0
EAP0
EAN0
EADC
DAC0
DPWM0A
PID Based
Filter 0
Soft Start Control
Filter 1 or 2 (Loop Nesting)
CPCC Module
DPWM0
DPWM0B
DPWM1A
PID Based
Filter 1
DPWM1
PID Based
Filter 2
DPWM2
Constant Power Constant
Current
DPWM3
Additional peripherals exist for analog peak current mode control.
DPWM1B
DPWM2A
DPWM2B
EAP1
Front End 1
EAN1
EAP2
DPWM3A
DPWM3B
Front End Averaging
Front End 2
SYNC
EAN2
Digital Comparators
Input Voltage Feed Forward
Advanced Power Control
Mode Switching, Burst Mode, IDE,
Synchronous Rectification soft on & off
ADC_EXT_TRIG
AD[13:0]
PMBUS_ALERT
ADC12 Control
Sequencing, Averaging,
Digital Compare, Dual
Sample and hold
ADC12
PMBUS_CTRL
PMBus
PMBUS_DATA
AD00
PMBUS_CLK
AD01
Internal Temperature
Sensor
AD02
AGND
AD13
Current Share
Analog, Average, Master/Slave
PWM0
Timers
4 – 16 bit (PWM)
1 – 24 bit
Oscillator
PWM1
TCAP
SCI_TX0
AD02
ARM7TDMI-S
32 bit, 31.25 MHz
Analog
Comparators
UART1
B
C
D
AD13
E
V33DIO
VREG
DGND
Power and
1.8 V Voltage
Regulator
AD06
F
EXT_INT
FAULT0
GPIO
Control
Fault MUX &
Control
Cycle by Cycle
Current Limit
FAULT1
FAULT2
Power On Reset
FAULT3
/RESET
Brown Out Detection
TCK
Digital
Comparators
JTAG
AD07
V33A
SCI_RX1
Memory
PFLASH 32 kB
DFLASH 2 kB
RAM 4 kB
ROM 4 kB
AD03
V33D
SCI_RX0
SCI_TX1
A
AD04
UART0
G
TDI
TMS
TDO
AGND
Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
9
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
10
AD11
AD09
AD08
AD05
AD02
AD01
AD00
V33A
AGND
EAN2
EAP2
EAN1
EAP1
EAN0
EAP0
AGND
UCD3138 64 QFN – Pin Assignments
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
AGND
1
48
AGND
AD13
2
47
V33D
AD12
3
46
BP18
AD10
4
45
V33DIO
AD07
5
44
DGND
AD06
6
43
FAULT3
AD04
7
42
FAULT2
AD03
8
41
TCAP
V33DIO
9
40
TMS
DGND
10
39
TDI/SCI_RX0/PMBUS_CTRL/FAULT1
/RESET
11
38
TDO/SCI_TX0/PMBUS_ALERT/FAULT0
ADC_EXT_TRIG/TCAP/SYNC/PWM0
12
37
TCK/TCAP/SYNC/PWM0
SCI_RX0
13
36
FAULT1
SCI_TX0
14
35
FAULT0
PMBUS_CLK/SCI_TX0
15
34
INT_EXT
PMBUS_DATA/SCI_RX0
16
33
DGND
21
22
23
24
25
26
27
28
29
30
31
32
DPWM3A
DPWM3B
DGND
SYNC/TCAP/ADC_EXT_TRIG/PWM0
PMBUS_ALERT
PMBUS_CTRL
SCI_TX1/PMBUS_ALERT
SCI_RX1/PMBUS_CTRL
PWM0
PWM1
DPWM1A
20
DPWM2B
19
DPWM2A
18
DPWM1B
17
DPWM0B
UCD3138
(64 QFN)
DPWM0A
2.5
www.ti.com
Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
2.6
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
Pin Functions
Additional pin functionality is specified in the following table.
Table 2-1. Pin Functions
PIN
NAME
ALTERNATE ASSIGNMENT
PRIMARY ASSIGNMENT
NO. 1
NO. 2
NO. 3
CONFIGURABLE
AS A GPIO?
TCAP
SYNC
PWM0
Yes
1
AGND
Analog ground
2
AD13
12-bit ADC, Ch 13, comparator E, I-share
3
AD12
12-bit ADC, Ch 12
4
AD10
12-bit ADC, Ch 10
5
AD07
12-bit ADC, Ch 7, Connected to comparator G
6
AD06
12-bit ADC, Ch 6, Connected to comparator F
7
AD04
12-bit ADC, Ch 4, Connected to comparator D
8
AD03
12-bit ADC, Ch 3, Connected to comparator B & C
9
V33DIO
Digital I/O 3.3V core supply
10
DGND
Digital ground
11
RESET
Device Reset Input, active low
12
ADC_EXT_TRIG
ADC conversion external trigger input
13
SCI_RX0
SCI RX 0
14
SCI_TX0
SCI TX 0
15
PMBUS_CLK
PMBUS Clock (Open Drain)
SCI TX 0
Yes
16
PMBUS_DATA
PMBus data (Open Drain)
SCI RX 0
Yes
17
DPWM0A
DPWM 0A output
Yes
18
DPWM0B
DPWM 0B output
Yes
19
DPWM1A
DPWM 1A output
Yes
20
DPWM1B
DPWM 1B output
Yes
21
DPWM2A
DPWM 2A output
Yes
22
DPWM2B
DPWM 2B output
Yes
23
DPWM3A
DPWM 3A output
Yes
24
DPWM3B
DPWM 3B output
Yes
25
DGND
Digital ground
26
SYNC
DPWM Synchronize pin
27
PMBUS_ALERT
PMBus Alert (Open Drain)
28
PMBUS_CTRL
PMBus Control (Open Drain)
Yes
Yes
TCAP
ADC_EXT_
TRIG
PWM0
Yes
Yes
Yes
29
SCI_TX1
SCI TX 1
PMBUS_AL
ERT
30
SCI_RX1
SCI RX 1
PMBUS_CT
RL
31
PWM0
General purpose PWM 0
Yes
32
PWM1
General purpose PWM 1
Yes
33
DGND
Digital ground
34
INT_EXT
External Interrupt
Yes
35
FAULT0
External fault input 0
Yes
36
FAULT1
External fault input 1
37
TCK
JTAG TCK
Yes
Yes
Yes
TCAP
SYNC
PWM0
Yes
FAULT0
Yes
FAULT1
Yes
38
TDO
JTAG TDO
SCI_TX0
PMBUS_AL
ERT
39
TDI
JTAG TDI
SCI_RX0
PMBUS_CT
RL
40
TMS
JTAG TMS
Yes
41
TCAP
Timer capture input
Yes
42
FAULT2
External fault input 2
Yes
43
FAULT3
External fault input 3
Yes
Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
11
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
Table 2-1. Pin Functions (continued)
PIN
12
NAME
PRIMARY ASSIGNMENT
44
DGND
Digital ground
45
V33DIO
Digital I/O 3.3V core supply
46
BP18
1.8V Bypass
47
V33D
Digital 3.3V core supply
48
AGND
Substrate analog ground
49
AGND
Analog ground
50
EAP0
Channel #0, differential analog voltage, positive input
51
EAN0
Channel #0, differential analog voltage, negative input
52
EAP1
Channel #1, differential analog voltage, positive input
53
EAN1
Channel #1, differential analog voltage, negative input
54
EAP2
Channel #2, differential analog voltage, positive input
55
EAN2
Channel #2, differential analog voltage, negative input
56
AGND
Analog ground
57
V33A
Analog 3.3V supply
58
AD00
12-bit ADC, Ch 0, Connected to current source
59
AD01
12-bit ADC, Ch 1, Connected to current source
60
AD02
12-bit ADC, Ch 2, Connected to comparator A, I-share
61
AD05
12-bit ADC, Ch 5
62
AD08
12-bit ADC, Ch 8
63
AD09
12-bit ADC, Ch 9
64
AD11
12-bit ADC, Ch 11
Overview
ALTERNATE ASSIGNMENT
NO. 1
NO. 2
NO. 3
CONFIGURABLE
AS A GPIO?
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
EAN0
EAP0
35
EAN1
36
EAP1
37
AGND
38
EAP2
39
AD00
40
V33A
AD02
AD01
UCD3138 40 QFN – Pin Assignments
34
33
32
31
AGND
AGND
1
AD13
2
AD06
3
AD04
4
AD03
5
DGND
6
/RESET
7
24
TMS
ADC_EXT_TRIG/TCAP/SYNC/PWM0
8
23
TDI/SCI_RX0/PMBUS_CTRL/FAULT1
PMBUS_CLK/SCI_TX0
9
22
TDO/SCI_TX0/PMBUS_ALERT/FAULT0
PMBUS_DATA/SCI_RX0
10
21
TCK/TCAP/SYNC/PWM0
30
11
12
13
14
15
16
17
18
19
20
DPWM0B
DPWM1A
DPWM1B
DPWM2A
DPWM2B
DPWM3A
DPWM3B
PMBUS_ALERT
PMBUS_CTRL
UCD3138
(40 QFN)
DPWM0A
2.7
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
29
AGND
28
BP18
27
V33D
26
DGND
25
FAULT2
Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
13
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
2.8
www.ti.com
Pin Functions
Additional pin functionality is specified in the following table.
Table 2-2. Pin Functions
PIN
14
NAME
ALTERNATE ASSIGNMENT
PRIMARY ASSIGNMENT
NO. 1
NO. 2
NO. 3
CONFIGURABLE
AS A GPIO?
TCAP
SYNC
PWM0
Yes
1
AGND
Analog ground
2
AD13
12-bit ADC, Ch 13, Connected to comparator E, I-share
3
AD06
12-bit ADC, Ch 6, Connected to comparator F
4
AD04
12-bit ADC, Ch 4, Connected to comparator D
5
AD03
12-bit ADC, Ch 3, Connected to comparator B & C
6
DGND
Digital ground
7
RESET
Device Reset Input, active low
8
ADC_EXT_TRIG
ADC conversion external trigger input
9
PMBUS_CLK
PMBUS Clock (Open Drain)
SCI_TX0
Yes
10
PMBUS_DATA
PMBus data (Open Drain)
SCI_RX0
Yes
11
DPWM0A
DPWM 0A output
Yes
12
DPWM0B
DPWM 0B output
Yes
13
DPWM1A
DPWM 1A output
Yes
14
DPWM1B
DPWM 1B output
Yes
15
DPWM2A
DPWM 2A output
Yes
16
DPWM2B
DPWM 2B output
Yes
17
DWPM3A
DPWM 3A output
Yes
18
DPWM3B
DPWM 3B output
Yes
19
PMBUS_ALERT
PMBus Alert (Open Drain)
Yes
20
PMBUS_CTRL
PMBus Control (Open Drain)
Yes
21
TCK
JTAG TCK
TCAP
SYNC
PWM0
Yes
22
TDO
JTAG TDO
SCI_TX0
PMBUS_A
LERT
FAULT0
Yes
23
TDI
JTAG TDI
SCI_RX0
PMBUS_C
TRL
FAULT1
Yes
24
TMS
JTAG TMS
Yes
25
FAULT2
External fault input 2
Yes
26
DGND
Digital ground
27
V33D
Digital 3.3V core supply
28
BP18
1.8V Bypass
29
AGND
Substrate analog ground
30
AGND
Analog ground
31
EAP0
Channel #0, differential analog voltage, positive input
32
EAN0
Channel #0, differential analog voltage, negative input
33
EAP1
Channel #1, differential analog voltage, positive input
34
EAN1
Channel #1, differential analog voltage, negative input
35
EAP2
Channel #2, differential analog voltage, positive input
36
AGND
Analog ground
37
V33A
Analog 3.3V supply
38
AD00
12-bit ADC, Ch 0, Connected to current source
39
AD01
12-bit ADC, Ch 1, Connected to current source
40
AD02
12-bit ADC, Ch 2, Connected to comparator A, I-share
Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
3
Electrical Specifications
3.1
ABSOLUTE MAXIMUM RATINGS
(1)
over operating free-air temperature range (unless otherwise noted)
VALUE
UNIT
MIN
MAX
V33D
V33D to DGND
–0.3
3.8
V
V33DIO
V33DIO to DGND
–0.3
3.8
V
V33A
V33A to AGND
–0.3
3.8
V
|DGND –
AGND|
Ground difference
All Pins (2)
Voltage applied to any pin
–0.3
3.8
V
TOPT
Junction Temperature
–40
125
°C
TSTG
Storage temperature
–55
150
°C
(1)
(2)
0.3
V
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Referenced to DGND
3.2
THERMAL INFORMATION
THERMAL METRIC
UCD3138
UCD3138
64 PIN QFN
40 PIN
QFN
θJA
Junction-to-ambient thermal resistance
25.1
31.8
θJCtop
Junction-to-case (top) thermal resistance
10.5
18.5
θJB
Junction-to-board thermal resistance
4.6
6.8
ψJT
Junction-to-top characterization parameter
0.2
0.2
ψJB
Junction-to-board characterization parameter
4.6
6.7
θJCbot
Junction-to-case (bottom) thermal resistance
1.2
1.8
3.3
UNITS
°C/W
RECOMMENDED OPERATING CONDITIONS
over operating free-air temperature range (unless otherwise noted)
MIN
TYP
MAX
V33D
Digital power
3.0
3.3
3.6
V33DIO
Digital I/O power
3.0
3.3
3.6
V33A
Analog power
3.0
3.3
3.6
V
TJ
Junction temperature
-40
-
125
°C
3.4
UNIT
V
ELECTRICAL CHARACTERISTICS
V33A = V33D = V33DIO = 3.3V; 1μF from VREG to DGND, TJ = –40°C to 125°C (unless otherwise noted)
PARAMETER
TEST CONDITION
MIN
TYP
MAX
UNIT
SUPPLY CURRENT
I33A
I33DIO
All GPIO and communication pins are
open
I33D
ROM program execution
I33D
Flash programming in ROM mode
I33
Total supply current with all peripherals
operating.
6.3
mA
0.35
mA
60
mA
70
mA
100
mA
Electrical Specifications
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
15
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
V33A = V33D = V33DIO = 3.3V; 1μF from VREG to DGND, TJ = –40°C to 125°C (unless otherwise noted)
PARAMETER
TEST CONDITION
MIN
TYP
MAX
UNIT
–0.15
1.998
V
-0.256
1.848
V
ERROR ADC INPUTS EAP, EAN
EAP-AGND
EAP-EAN
Error range
EAP-EAN Error voltage digital resolution
REA
Input impedance
IOFFSET
Input offset current
EADC Offset
AFE = 0
–256
248
mV
AFE = 3
0.95
1
1.20
mV
AFE = 2
1.90
2
2.30
mV
AFE = 1
3.72
4
4.45
mV
AFE = 0
7.3
8
9.10
AGND reference
0.5
–5
5
μA
Input voltage = 0 V at AFE = 0
–2
2
LSB
Input voltage = 0 V at AFE = 1
-2.5
2.5
LSB
Input voltage = 0 V at AFE = 2
-3
-3
LSB
Input voltage = 0 V at AFE = 3
-4
Sample Rate
Analog Frond End Amplifier Bandwidth
4
LSB
16
MHz
100
Gain
A0
mV
MΩ
MHz
1
Minimum output voltage
V/V
100
mV
EADC DAC
DAC range
0
VREF DAC reference resolution
10 bit, No dithering enabled
VREF DAC reference resolution
With 4 bit dithering enabled
INL
DNL
Does not include MSB transition
–2.1
Settling Time
μV
3.0
LSB
1.6
LSB
-1.4
DAC reference voltage
1.58
From 10% to 90%
V
mV
97.6
–3.0
DNL at MSB transition
τ
1.6
1.56
LSB
1.61
250
V
ns
ADC12
IBIAS
Bias current for PMBus address pins
9.5
Measurement range for voltage monitoring
Internal ADC reference voltage
Internal ADC reference from 25°C
reference voltage (1)
0
–40°C to 125°C
2.475
25°C to –40°C
-0.4
25°C to 85°C
-1.8
25°C to 125°C
ADC Zero Scale Error
ADC_SAMPLINGSEL = 6 for all ADC12
data, 25 °C to 125 °C
ADC Full Scale Error
Input bias
(1)
16
2.5
V
2.525
V
mV
+/-2.5
LSB
-0.7/+2.5
LSB
-4
4
mV
-35
35
mV
400
nA
2.5 V applied to pin
Input leakage resistance
μA
-4.2
ADC12 INL integral nonlinearity (1)
ADC12 DNL differential nonlinearity (1)
2.500
10.5
1
MΩ
Input Capacitance
10
pF
ADC single sample conversion time
3.9
μs
As designed and characterized. Not 100% tested in production.
Electrical Specifications
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
ELECTRICAL CHARACTERISTICS (continued)
V33A = V33D = V33DIO = 3.3V; 1μF from VREG to DGND, TJ = –40°C to 125°C (unless otherwise noted)
PARAMETER
TEST CONDITION
MIN
TYP
MAX
UNIT
DIGITAL INPUTS/OUTPUTS (2) (3)
VOL
Low-level output voltage (4)
VOH
High-level output voltage
VIH
High-level input voltage
V33DIO = 3 V
VIL
Low-level input voltage
V33DIO = 3 V
IOH
Output sinking current
IOL
Output sourcing current
(4)
DGND +
0.25
IOH = 6 mA, V33DIO = 3 V
IOH = –6 mA, V33DIO = 3 V
V
V33DIO
– 0.6
V
2.1
V
1.1
V
4
mA
-4
mA
SYSTEM PERFORMANCE
Time to disable DPWM output based on
active FAULT pin signal
High level on FAULT pin
70
Processor master clock (MCLK)
(5)
tDelay
Digital compensator delay
VDD
Slew minimum VDD slew rate
t(reset)
Pulse width needed at reset
f(PCLK)
ns
31.25
(1 clock = 32ns)
VDD slew rate between 2.3 V and 2.9 V
MHz
6
clocks
0.25
V/ms
10
µs
100
years
Retention period of flash content (data
retention and program)
TJ = 25°C
Program time to erase one page in data
flash or program flash
TJ = 25°C
20
ms
Program time to write one word n data
flash or program flash
TJ = 25°C
25
µs
Internal oscillator frequency
240
Sync-in/sync-out pulse width
250
260
MHz
256
ns
Flash Read
1
Flash Write
30
MCLKs
μs
Block Erase
20
ms
ISHARE
Current share current source
238
259
μA
RSHARE
Current share resistor
9.75
10.3
kΩ
POWER ON RESET AND BROWN OUT
VGH
Voltage good High
2.7
V
VGL
Voltage good Low
2.5
V
Vres
Voltage at which IReset signal is valid
0.8
V
TPOR
Time delay after Power is good or
RESET* relinquished
Brownout
1
Internal signal warning of brownout
conditions
ms
2.9
V
TEMPERATURE SENSOR (6)
VTEMP
Voltage range of sensor
(6)
(7)
V
5.9
mV/ºC
Temperature resolution
Degree C per bit
0.7
ºC/LSB
(6) (7)
Temperature range
(5)
2.44
Volts/°C
Accuracy
(2)
(3)
(4)
1.46
Voltage resolution
-40°C to 125°C
-10
-40°C to 125°C
–40
±5
10
ºC
125
ºC
DPWM outputs are low after reset. Other GPIO pins are configured as inputs after reset.
On the 40 pin package V33DIO is connected to V33D internally.
The maximum total current, IOHmax and IOLmax for all outputs combined, should not exceed 12 mA to hold the maximum voltage drop
specified. Maximum sink current per pin = –6 mA at VOL; maximum source current per pin = 6 mA at VOH.
Time from close of error ADC sample window to time when digitally calculated control effort (duty cycle) is available. This delay must be
accounted for when calculating the system dynamic response.
Characterized by design and not production tested.
Ambient temperature offset value should be used from the TEMPSENCTRL register to meet accuracy.
Electrical Specifications
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
17
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
V33A = V33D = V33DIO = 3.3V; 1μF from VREG to DGND, TJ = –40°C to 125°C (unless otherwise noted)
PARAMETER
TEST CONDITION
MIN
TYP
MAX
UNIT
ITEMP
Current draw of sensor when active
30
μA
TON
Turn on time / settling time of sensor
100
μs
Trimmed 25°C reading
1.85
V
VAMB
Ambient temperature
ANALOG COMPARATOR
DAC
Reference DAC Range
0
Reference Voltage
2.478
Bits
V
V
7
bits
-0.42
0.21
LSB
DNL (6)
0.06
0.12
LSB
Offset
-5.5
19.5
mV
150
ns
Reference DAC buffered output load (9)
0.5
1
mA
Buffer offset (-0.5 mA)
4.6
8.3
mV
-0.05
17
mV
Buffer offset (1.0 mA)
18
2.5
2.513
INL (6)
Time to disable DPWM output based on 0
V to 2.5 V step input on the analog
comparator. (8)
(8)
(9)
2.5
As designed and characterized. Not 100% tested in production.
Available from reference DACs for comparators D, E, F and G.
Electrical Specifications
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
PMBus/SMBus/I2C Timing
3.5
The timing characteristics and timing diagram for the communications interface that supports I2C, SMBus,
and PMBus in Slave or Master mode are shown in Table 3-1, Figure 3-1, and Figure 3-2. The numbers in
Table 3-1 are for 400 kHz operating frequency. However, the device supports all three speeds, standard
(100 kHz), fast (400 kHz), and fast mode plus (1 MHz).
Table 3-1. I2C/SMBus/PMBus Timing Characteristics
PARAMETER
TEST CONDITIONS
MIN
TYP MAX
UNIT
Typical values at TA = 25°C and VCC = 3.3 V (unless otherwise noted)
fSMB
SMBus/PMBus operating frequency
Slave mode, SMBC 50% duty cycle
10
400
kHz
fI2C
I2C operating frequency
Slave mode, SCL 50% duty cycle
10
400
kHz
t(BUF)
Bus free time between start and stop
1.3
ms
t(HD:STA)
Hold time after (repeated) start
0.6
ms
t(SU:STA)
Repeated start setup time
0.6
ms
t(SU:STO)
Stop setup time
0.6
ms
t(HD:DAT)
Data hold time
0
ns
t(SU:DAT)
Data setup time
100
ns
Receive mode
(1)
t(TIMEOUT)
Error signal/detect
t(LOW)
Clock low period
1.3
ms
t(HIGH)
Clock high period (2)
0.6
ms
t(LOW:SEXT)
Cumulative clock low slave extend
time (3)
tf
Clock/data fall time
Rise time tr = (VILmax – 0.15) to (VIHmin + 0.15)
tr
Clock/data rise time
Fall time tf = 0.9 VDD to (VILmax – 0.15)
Cb
Total capacitance of one bus line
(1)
(2)
(3)
(4)
35
ms
25
ms
20 + 0.1
Cb (4)
300
ns
20 + 0.1
Cb (4)
300
ns
400
pF
The device times out when any clock low exceeds t(TIMEOUT).
t(HIGH), Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 ms causes reset of any transaction that is in progress. This
specification is valid when the NC_SMB control bit remains in the default cleared state (CLK[0] = 0).
t(LOW:SEXT) is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
Cb (pF)
Figure 3-1. I2C/SMBus/PMBus Timing Diagram
Electrical Specifications
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
19
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
Figure 3-2. Bus timing in Extended Mode
3.6
Power On Reset (POR) / Brown Out Reset (BOR)
V33D
3.3 V
VGH
VGL
Vres
t
TPOR
IReset
TPOR
t
undefined
Figure 3-3. Power On Reset (POR) / Brown Out Reset (BOR)
20
VGH
– This is the V33D threshold where the internal power is declared good. The UCD3138 comes
out of reset when above this threshold.
VGL
– This is the V33D threshold where the internal power is declared bad. The device goes into
reset when below this threshold.
Vres
– This is the V33D threshold where the internal reset signal is no longer valid. Below this
threshold the device is in an indeterminate state.
IReset
– This is the internal reset signal. When low, the device is held in reset. This is equivalent to
holding the reset pin on the IC high.
TPOR
– The time delay from when VGH is exceeded to when the device comes out of reset.
Electrical Specifications
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
3.7
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
Typical Clock Gating Power Savings
Clock Gating Power Savings (Typical)
6
5
Power Savings (mA)
4
3
2
1
EN
K_
CL
O_
GI
_C
I0
SC
_C
I1
SC
LK
_E
_E
N
N
N
LK
LK
_C
LK
FI
LT
E
R0
_C
R1
_E
N
_E
EN
K_
CL
LT
E
FI
FI
LT
ER
_C
CP
CC
ER
_
2_
LK
_E
N
K_
CL
CL
M
TI
PM
EN
EN
K_
EN
CL
BU
S_
K_
_E
2_
_C
LK
AD
C1
M
PC
L1
N
LK
_E
N
EN
_C
CL
TR
FE
_C
FE
_C
TR
L
2_
CL
K_
EN
K_
EN
FE
_C
TR
L
0_
CL
K_
EN
DP
W
M
1_
CL
K_
EN
K_
DP
W
M
2_
CL
0_
M
DP
W
DP
W
M
3_
CL
K_
EN
0
UCD3138 Function
Electrical Specifications
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
21
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
4
Functional Overview
4.1
ARM Processor
www.ti.com
The ARM7TDMI-S processor is a synthesizable member of the ARM family of general purpose 32-bit
microprocessors. The ARM architecture is based on RISC (Reduced Instruction Set Computer) principles
where two instruction sets are available. The 32-bit ARM instruction set and the 16-bit Thumb instruction
set. The Thumb instruction allows for higher code density equivalent to a 16-bit microprocessor, with the
performance of the 32-bit microprocessor.
The three-staged pipelined ARM processor has fetch, decode and execute stage architecture. Major
blocks in the ARM processor include a 32-bit ALU, 32 x 8 multiplier, and a barrel shifter. A JTAG port is
also available for firmware debugging.
4.2
Memory
The UCD31xx (ARM7TDMI-S) is a Von-Neumann architecture, where a single bus provides access to all
of the memory modules. All of the memory module addresses are sequentially aligned along the same
address range. This is applies to program flash, data flash, ROM and all other peripherals.
Within the UCD31xx architecture, there is a 1024x32-bit Boot ROM that contains the initial firmware
startup routines for PMBUS communication and non-volatile (FLASH) memory download. This boot ROM
is executed after power-up-reset checks if there is a valid FLASH program written. If a valid program is
present, the ROM code branches to the main FLASH-program execution.
UCD31xx also supports customization of the boot program by allowing an alternative booting routine to be
executed from program FLASH. This feature enables assignment of a unique address to each device;
therefore, enabling firmware reprogramming even when several devices are connected on the same
communication bus.
Two separate FLASH memory areas are present inside the device. The 32 kB Program FLASH is
organized as an 8 k x 32 bit memory block and is intended to be for the firmware program. The block is
configured with page erase capability for erasing blocks as small as 1kB per page, or with a mass erase
for erasing the entire program FLASH array. The FLASH endurance is specified at 1000 erase/write
cycles and the data retention is good for 100 years. The 2 kB data FLASH array is organized as a 512 x
32 bit memory (32 byte page size). The Data FLASH is intended for firmware data value storage and data
logging. Thus, the Data FLASH is specified as a high endurance memory of 20 k cycles with embedded
error correction code (ECC).
For run time data storage and scratchpad memory, a 4 kB RAM is available. The RAM is organized as a 1
k x 32 bit array.
4.2.1
CPU Memory Map and Interrupts
When the device comes out of power-on-reset, the data memories are mapped to the processor as
follows:
4.2.1.1
Memory Map (After Reset Operation)
Address
Size
Module
16 X 4K
Boot ROM
0x0001_0000 – 0x0001_7FFF
32K
Program Flash
0x0001_8800 – 0x0001_8FFF
2K
Data Flash
0x0001_9000 – 0x0001_9FFF
4K
Data RAM
0x0000_0000 – 0x0000_FFFF
In 16 repeated blocks of 4K each
22
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
4.2.1.2
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
Memory Map (Normal Operation)
Just before the boot ROM program gives control to FLASH program, the ROM configures the memory as
follows:
Address
Size
Module
0x0000_0000 – 0x0000_7FFF
32K
Program Flash
0x0001_0000 – 0x0001_AFFF
4K
Boot ROM
0x0001_8800 – 0x0001_8FFF
2K
Data Flash
0x0001_9000 – 0x0001_9FFF
4K
Data RAM
4.2.1.3
Memory Map (System and Peripherals Blocks)
Address
Size
Module
0x0002_0000 - 0x0002_00FF
256
Loop Mux
0x0003_0000 - 0x0003_00FF
256
Fault Mux
0x0004_0000 - 0x0004_00FF
256
ADC
0x0005_0000 - 0x0005_00FF
256
DPWM 3
0x0006_0000 - 0x0006_00FF
256
Filter 2
0x0007_0000 - 0x0007_00FF
256
DPWM 2
0x0008_0000 - 0x0008_00FF
256
Front End/Ramp I/F 2
0x0009_0000 - 0x0009_00FF
256
Filter 1
0x000A_0000 - 0x000A_00FF
256
DPWM 1
0x000B_0000 – 0x000B_00FF
256
Front End/Ramp I/F 1
0x000C_0000 - 0x000C_00FF
256
Filter 0
0x000D_0000 - 0x000D_00FF
256
DPWM 0
0x000E_0000 - 0x000E_00FF
256
Front End/Ramp I/F 0
0xFFF7_EC00 - 0xFFF7_ECFF
256
UART 0
0xFFF7_ED00 - 0xFFF7_EDFF
256
UART 1
0xFFF7_F000 - 0xFFF7_F0FF
256
Miscellaneous Analog Control
0xFFF7_F600 - 0xFFF7_F6FF
256
PMBus Interface
0xFFF7_FA00 - 0xFFF7_FAFF
256
GIO
0xFFF7_FD00 - 0xFFF7_FDFF
256
Timer
0xFFFF_FD00 - 0xFFFF_FDFF
256
MMC
0xFFFF_FE00 - 0xFFFF_FEFF
256
DEC
0xFFFF_FF20 - 0xFFFF_FF37
23
CIM
0xFFFF_FF40 - 0xFFFF_FF50
16
PSA
0xFFFF_FFD0 - 0xFFFF_FFEC
28
SYS
The registers and bit definitions inside the System and Peripheral blocks are detailed in the programmer’s
guide for each peripheral.
4.2.2
Boot ROM
The UCD3138 incorporates a 4k boot ROM. This boot ROM includes support for:
• Program download through the PMBus
• Device initialization
• Examining and modifying registers and memory
• Verifying and executing program FLASH automatically
• Jumping to a customer defined boot program
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
23
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
The Boot ROM is entered automatically on device reset. It initializes the device and then performs
checksums on the Program FLASH. If the first 2 kB of program FLASH has a valid checksum, the
program jumps to location 0 in the Program FLASH. This permits the use of a customer boot program. If
the first checksum fails, it performs a checksum on the complete 32 kB of program flash. If this is valid, it
also jumps to location 0 in the program flash. This permits full automated program memory checking,
when there is no need for a custom boot program.
If neither checksum is valid, the Boot ROM stays in control, and accepts commands via the PMBus
interface
These functions can be used to read and write to all memory locations in the UCD3138. Typically they are
used to download a program to Program Flash, and to command its execution
4.2.3
Customer Boot Program
As described above, it is possible to generate a user boot program using 2 kB or more of the Program
Flash. This can support things which the Boot ROM does not support, including:
• Program download via UART – useful especially for applications where the UCD3138 is isolated from
the host (e.g., PFC)
• Encrypted download – useful for code security in field updates.
4.2.4
Flash Management
The UCD3138 offers a variety of features providing for easy prototyping and easy flash programming. At
the same time, high levels of security are possible for production code, even with field updates. Standard
firmware will be provided for storing multiple copies of system parameters in data flash. This is minimizes
the risk of losing information if programming is interrupted.
4.3
System Module
The System Module contains the interface logic and configuration registers to control and configure all the
memory, peripherals and interrupt mechanisms. The blocks inside the system module are the address
decoder, memory management controller, system management unit, central interrupt unit, and clock
control unit.
4.3.1
Address Decoder (DEC)
The Address Decoder generates the memory selects for the FLASH, ROM and RAM arrays. The memory
map addresses are selectable through configurable register settings. These memory selects can be
configured from 1 kB to 16 MB. Power on reset uses the default addresses in the memory map for ROM
execution, which is then configured by the ROM code to the application setup. During access to the DEC
registers, a wait state is asserted to the CPU. DEC registers are only writable in the ARM privilege mode
for user mode protection.
4.3.2
Memory Management Controller (MMC)
The MMC manages the interface to the peripherals by controlling the interface bus for extending the read
and write accesses to each peripheral. The unit generates eight peripheral select lines with 1 kB of
address space decoding.
4.3.3
System Management (SYS)
The SYS unit contains the software access protection by configuring user privilege levels to memory or
peripherals modules. It contains the ability to generate fault or reset conditions on decoding of illegal
address or access conditions. A clock control setup for processor clock (MCLK) speed, is also available.
24
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
4.3.4
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
Central Interrupt Module (CIM)
The CIM accepts 32 interrupt requests for meeting firmware timing requirements. The ARM processor
supports two interrupt levels: FIQ and IRQ. FIQ is the highest priority interrupt. The CIM provides
hardware expansion of interrupts by use of FIQ/IRQ vector registers for providing the offset index in a
vector table. This numerical index value indicates the highest precedence channel with a pending interrupt
and is used to locate the interrupt vector address from the interrupt vector table. Interrupt channel 0 has
the lowest precedence and interrupt channel 31 has the highest precedence. To remove the interrupt
request, the firmware should clear the request as the first action in the interrupt service routine. The
request channels are maskable, allowing individual channels to be selectively disabled or enabled.
Table 4-1. Interrupt Priority Table
NAME
MODULE COMPONENT OR
REGISTER
DESCRIPTION
PRIORITY
BRN_OUT_INT
Brownout
Brownout interrupt
0 (Lowest)
EXT_INT
External Interrupts
Interrupt on one external input pins for faults inputs
1
WDRST_INT
Watchdog Control
Interrupt from watchdog exceeded (reset)
2
WDWAKE_INT
Watchdog Control
Wakeup interrupt when watchdog equals half of set
watch time
3
SCI_ERR_INT
UART or SCI Control
UART or SCI error Interrupt. Frame, parity or overrun
4
SCI_RX_0_INT
UART or SCI Control
UART0 RX buffer has a byte
5
SCI_TX_0_INT
UART or SCI Control
UART0 TX buffer empty
6
SCI_RX_1_INT
UART or SCI Control
UART1 RX buffer has a byte
7
SCI_TX_1_INT
UART or SCI Control
UART1 TX buffer empty
8
PMBUS_INT
PMBus related interrupt
9
DIG_COMP_INT
12-bit ADC Control
Digital comparator interrupt
10
FE0_INT
Front End 0
“Prebias complete”, “Ramp Delay Complete”, “Ramp
Complete”, “Load Step Detected”,
“Over-Voltage Detected”, “EADC saturated”
11
FE1_INT
Front End 1
“Prebias complete”, “Ramp Delay Complete”, “Ramp
Complete”, “Load Step Detected”,
“Over-Voltage Detected”, “EADC saturated”
12
FE2_INT
Front End 2
“Prebias complete”, “Ramp Delay Complete”, “Ramp
Complete”, “Load Step Detected”,
“Over-Voltage Detected”, “EADC saturated”
13
PWM3_INT
16-bit Timer PWM 3
16-bit Timer PWM3 counter overflow or compare interrupt
14
PWM2_INT
16-bit Timer PWM 2
16-bit Timer PWM2 counter Overflow or compare
interrupt
15
PWM1_INT
16-bit Timer PWM 1
16-bit Timer PWM1 counter overflow or compare interrupt
16
PWM0_INT
16-bit timer PWM 0
16-bit Timer PWM1 counter overflow or compare interrupt
17
OVF24_INT
24-bit Timer Control
24-bit Timer counter overflow interrupt
18
CAPTURE_1_INT
24-bit Timer Control
24-bit Timer capture 1 interrupt
19
COMP_1_INT
24-bit Timer Control
24-bit Timer compare 1 interrupt
20
CAPTURE_0_INT
24-bit Timer Control
24-bit Timer capture 0 interrupt
21
COMP_0_INT
24-bit Timer Control
24-bit Timer compare 0 interrupt
22
CPCC_INT
Constant Power Constant Current
Mode switched in CPCC module Flag needs to be read
for details
23
ADC_CONV_INT
12-bit ADC Control
ADC end of conversion interrupt
24
Fault Mux Interrupt
Analog comparator interrupts, Over-Voltage detection,
Under-Voltage detection,
LLM load step detection
25
FAULT_INT
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
25
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
Table 4-1. Interrupt Priority Table (continued)
NAME
MODULE COMPONENT OR
REGISTER
DESCRIPTION
DPWM3
DPWM3
Same as DPWM1
26
DPWM2
DPWM2
Same as DPWM1
27
DPWM1
DPWM1
1) Every (1-256) switching cycles
2) Fault Detection
3) Mode switching
28
DPWM0
DPWM0
Same as DPWM1
29
EXT_FAULT_INT
External Faults
Fault pin interrupt
30
SYS_SSI_INT
System Software
System software interrupt
4.4
PRIORITY
31 (highest)
Peripherals
4.4.1
Fusion Digital Power Peripherals
At the core of the UCD31XX controller are 3 Fusion Digital Power Peripherals (FDPP). Each FDPP can be
configured to drive from one to eight DPWM outputs. Each FDPP consists of:
• Differential input error ADC (EADC) with sophisticated controls
• Hardware accelerated digital 2-pole/2-zero PID based compensator
• Digital PWM module with support for a variety of topologies
These can be connected in many different combinations, with multiple filters and DPWMs. They are
capable of supporting functions like input voltage feed forward, current mode control, and constant
current/constant power, etc.. The simplest configuration is shown in the following figure:
EAP
EAN
4.4.1.1
DPWMA
Error ADC
(Front End)
Filter
Digital
PWM
DPWMB
Front End
The EADC module can be programmed to produce an inverting or non-inverting error relative to the
voltage set by the EADC DAC. It also has a successive approximation mode, which can be used to
measure absolute voltage. In this case, the SAR module controls the EADC and EADC-DAC to determine
the absolute voltage.
The EADC module is shown in Figure 4-1. It contains a differential switch capacitor amplifier. This enables
remote sense voltage measurements, using the external EAP and EAN pins. The output of this stage is
fed into a second differential amplifier with a reference driven by an internal 10-bit DAC. The gain of this
stage is controlled by the AFE register. AFE can have values of 0, 1, 2 or 3 which correspond to an
analog gain of 1, 2, 4 or 8 respectively. The EADC has a maximum sense voltage value of 248 mV and a
minimum sense value of -256 mV with 8 mV resolution. The analog AFE gain stage effectively makes this
resolution programmable to be 8mV, 4 mV, 2 mV or 1 mV. Finally, the EADC output is shifted by 0. 1. 2 or
3 times; this is done to attenuate the digital signal by 1, 2, 4 or 8 times. Both the analog gain value and
the digital gain values are determined from the AFE gain setting. Therefore, the total gain of this stage
always remains the same and the resolution is always 1 mv/bit.
In addition, the user has the option of enabling an automatic resolution selection algorithm ("gear shifter").
This algorithm will automatically select the finest EADC resolution that can measure the voltage across
EAP0 and EAN0. This feature is only available on Front End 0.
26
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
AFE_GAIN
2
EAP0
3-AFE_GAIN
6 bit ADC
8 mV/LSB
EAN0
2
AFE_GAIN
EADC
X
Averaging
Signed 9 bit result
(error) 1 mV /LSB
SAR/Prebias
Ramp
A0
Filter x
DAC0
10 bit DAC
1.5625 mV/LSB
CPCC
S
Value
Dither
4 bit dithering gives 14 bits of effective resolution
97.65625 µV/LSB effective resolution
Absolute Value
Calculation
10 bit result
1.5625 mV/LSB
Peak Current
Detected
Peak Current Mode
Comparator
Figure 4-1. EADC Module
The EADC control logic receives the sample request from the DPWM module for initiating an EADC
conversion. EADC control circuitry captures the EADC-9-bit-code and strobes the digital compensator for
processing of the representative error.
4.4.1.2
DPWM Module
The DPWM module represents one complete PWM channel with 2 independent outputs, A and B. Multiple
DPWM modules within the UCD3138 system can be configured to support all key power topologies.
DPWM modules can be used as independent PWM outputs, each controlling one power supply output
voltage rail. It can also be used as a synchronized PWM—with user selectable phase shift between the
PWM channels to control power supply outputs with multiphase or interleaved PWM configurations.
The output of the compensator feeds the high resolution DPWM module. The DPWM module produces
the pulse width modulated outputs for the power stage switches. The compensator calculates the
necessary duty ratio as a 24-bit number in Q23 fixed point format (23 bit integer with 1 sign bit). This
represents a value within the range 0.0 to 1.0. This duty ratio value is multiplied by the period of the PWM
output to generate the on time of the corresponding PWM output. The resolution of the PWM ON time is
250 psec.
Each DPWM module can be synchronized to another module or to an external sync signal. An input
SYNC signal causes a PWM ramp timer to reset. The SYNC signal outputs—from each of the four DPWM
modules—occur when the ramp timer crosses a programmed threshold. In this way the phase of the PWM
outputs for multiple power stages can be tightly controlled.
The DPWM logic is probably the most complex of the Digital Fusion Peripherals. It takes the output of the
compensator and converts it into the correct PWM output for several power supply topologies. It provides
for programmable dead times and cycle adjustments for current balancing between phases. It controls the
triggering of the EADC. It can synchronize to other DPWMs or to external sources. It can provide
synchronization information to other DPWMs or to external recipients. In addition, it interfaces to several
fault handling circuits. Some of the control for these fault handling circuits is in the DPWM registers. Fault
handling is covered in the Fault Mux section.
Each DPWM module supports the following features:
• Dedicated 14 bit time-base with period and frequency control
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
27
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
•
•
•
•
•
•
•
•
•
•
4.4.1.3
www.ti.com
Shadow period register for end of period updates.
Quad-event
control
registers
(A
and
B,
rising
and
falling)
(Events
– Used for on/off PWM duty ratio updates.
Phase control relative to other DPWM modules
Sample trigger placement for output voltage sensing at any point during the PWM cycle.
Support for 2 independent edge placement PWM outputs (same frequency or period setting)
Dead-time between PWM A and B outputs
High Resolution capabilities – 250 ps
Pulse cycle adjustment of up to ±8.192 µs ( 32768 × 250 ps)
Active high/ active low output polarity selection
Provides events to trigger both CPU interrupts and start of ADC conversions.
1-4)
DPWM Events
Each DPWM can control the following timing events:
1. Sample Trigger Count–This register defines where the error voltage is sampled by the EADC in
relationship to the PWM period. The programmed value set in the register should be one fourth of the
value calculated based on the PWM clock. As the DCLK (DCLK = 62.5 MHz max) controlling the
circuitry runs at one fourth of the PWM clock (PCLK = 250MHz max). When this sample trigger count
is equal to the PWM Counter, it initiates a front end calculation by triggering the EADC, resulting in a
CLA calculation, and a DPWM update. Over-sampling can be set for 2, 4 or 8 times the sampling rate.
2. Phase Trigger Count–count offset for slaving another DPWM (Multi-Phase/Interleaved operation).
3. Period–low resolution switching period count. (count of PCLK cycles)
4. Event 1–count offset for rising PWM A event. (Count of PCLK cycles)
5. Event 2–PWM count for falling PWM A event that sets the duty ratio. Last 4 bits of the register are for
high resolution control. Upper 14 bits are the number of PCLK cycle counts.
6. Event 3–PWM count for rising PWM B event. Last 4 bits of the register are for high resolution control.
Upper 14 bits are the number of PCLK cycle counts.
7. Event 4–PWM count for falling PWM B event. Last 4 bits of the register are for high resolution control.
Upper 14 bits are the number of PCLK cycle counts.
8. Cycle Adjust–Constant offset for Event 2 and Event 4 adjustments.
Basic comparisons between the programmed registers and the PWM counter can create the desired edge
placements in the DPWM. High resolution edge capability is available on Events 2, 3 and 4.
28
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
Multi Mode Open Loop
Start of Period
Start of Period
Period
Period Counter
DPWM Output A
Event 1
Event 2 (High Resolution)
Cycle Adjust A (High Resolution)
Sample Trigger 1
To Other
Modules
Blanking A Begin
Blanking A End
DPWM Output B
Event 3 (High Resolution)
Event 4 (High Resolution)
Cycle Adjust B (High Resolution)
Sample Trigger 2
Blanking B Begin
To Other
Modules
Blanking B End
Phase Trigger
Events which change with DPWM mode:
DPWM A Rising Edge = Event 1
DPWM A Falling Edge = Event 2 + Cycle Adjust A
DPWM B Rising Edge = Event 3
DPWM B Falling Edge = Event 4 + Cycle Adjust B
Phase Trigger = Phase Trigger Register value
Events always set by their registers, regardless of mode:
Sample Trigger 1, Sample Trigger 2, Blanking A Begin , Blanking A End , Blanking B Begin,
Blanking B End
The drawing above is for multi-mode, open loop. Open loop means that the DPWM is controlled entirely
by its own registers, not by the filter output. In other words, the power supply control loop is not closed.
The Sample Trigger signals are used to trigger the Front End to sample input signals. The Blanking
signals are used to blank fault measurements during noisy events, such as FET turn on and turn off.
Additional DPWM modes are described below.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
29
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
4.4.1.4
www.ti.com
High Resolution PWM
Unlike conventional PWM controllers where the frequency of the clock dictates the maximum resolution of
PWM edges, the UCD3138 DPWM can generate waveforms with resolutions as small as 250 ps. This is
16 times the resolution of the clock driving the DPWM module.
This is achieved by providing the DPWM mechanism with 16 phase shifted clock signals of 250 MHz
each. The high resolution section of DPWM can be enabled or disabled, also the resolution can be defined
in several steps between 4ns to 250ps. This is done by setting the values of PWM_HR_MULTI_OUT_EN ,
HIRES_SCALE and ALL_PHASE_CLK_ENA inside the DPWM Control Register 1. See the Fusion Power
Peripherals programmer’s manual for details.
4.4.1.5
Over Sampling
The DPWM module has the capability to trigger an over sampling event by initiating the EADC to sample
the error voltage. The default “00” configuration has the DPWM trigger the EADC once based on the
sample trigger register value. The over sampling register has the ability to trigger the sampling 2, 4 or 8
times per PWM period. Thus the time the over sample happens is at the divide by 2, 4, or 8 time set in the
sampling register. The “01” setting triggers 2X over sampling, the “10” setting triggers 4X over sampling,
and the “11” triggers over sampling at 8X.
4.4.1.6
DPWM Interrupt Generation
The DPWM has the capability to generate a CPU interrupt based on the PWM frequency programmed in
the period register. The interrupt can be scaled by a divider ratio of up to 255 for developing a slower
interrupt service execution loop. This interrupt can be fed to the ADC circuitry for providing an ADC12
trigger for sequence synchronization. Table 4-2 outlines the divide ratios that can be programmed.
4.4.1.7
DPWM Interrupt Scaling/Range
Table 4-2. DPWM Interrupt Divide Ratio
Interrupt Divide Interrupt Divide
Setting
Count
30
Interrupt Divide
Count (hex)
Switching Period
Frames (assume 1MHz
loop)
Number of 32 MHz
Processor Cycles
1
0
00
1
32
2
1
01
2
64
3
3
03
4
128
4
7
07
8
256
5
15
0F
16
512
6
31
1F
32
1024
7
47
2F
48
1536
8
63
3F
64
2048
9
79
4F
80
2560
10
95
5F
96
3072
11
127
7F
128
4096
12
159
9F
160
5120
13
191
BF
192
6144
14
223
DF
224
7168
15
255
FF
256
8192
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
4.5
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
DPWM Modes of Operation
The DPWM is a complex logic system which is highly configurable to support several different power
supply topologies. The discussion below will focus primarily on waveforms, timing and register settings,
rather than on logic design.
The DPWM is centered on a period counter, which counts up from 0 to PRD, and then is reset and starts
over again.
The DPWM logic causes transitions in many digital signals when the period counter hits the target value
for that signal.
4.5.1
Normal Mode
In Normal mode, the Filter output determines the pulse width on DPWM A. DPWM B fits into the rest of
the switching period, with a dead time separating it from the DPWM A on-time. It is useful for buck
topologies, among others. Here is a drawing of the Normal Mode waveforms:
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
31
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
Normal Mode Closed Loop
Start of Period
Start of Period
Period
Period Counter
Filter controlled edge
DPWM Output A
Event 1
Filter Duty (High Resolution)
Cycle Adjust A (High Resolution)
Adaptive Sample Trigger A
Adaptive Sample Trigger B
Sample Trigger 1
Blanking A Begin
To Other
Modules
Blanking A End
DPWM Output B
Event 3 – Event 2 (High Res)
Event 4 (High Res)
Sample Trigger 2
Blanking B Begin
Blanking B End
To Other
Modules
Phase Trigger
Events which change with DPWM mode:
DPWM A Rising Edge = Event 1
DPWM A Falling Edge = Event 1 + Filter Duty + Cycle Adjust A
Adaptive Sample Trigger A = Event 1 + Filter Duty + Adaptive Sample Register or
Adaptive Sample Trigger B = Event 1 + Filter Duty/2 + Adaptive Sample Register
DPWM B Rising Edge = Event 1 + Filter Duty + Cycle Adjust A + (Event 3 – Event 2)
DPWM B Falling Edge = Event 4
Phase Trigger = Phase Trigger Register value or Filter Duty
Events always set by their registers, regardless of mode:
Sample Trigger 1, Sample Trigger 2, Blanking A Begin , Blanking A End , Blanking B
Begin, Blanking B End
Cycle adjust A can be used to adjust pulse widths on individual phases of a multi-phase system. This can
be used for functions like current balancing. The Adaptive Sample Triggers can be used to sample in the
middle of the on-time (for an average output), or at the end of the on-time (to minimize phase delay) The
Adaptive Sample Register provides an offset from the center of the on-time. This can compensate for
external delays, such as MOSFET and gate driver turn on times.
32
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
Blanking A-Begin and Blanking A-End can be used to blank out noise from the MOSFET turn on at the
beginning of the period (PWMA rising edge). Blanking B could be used at the turn off time of PWMB. The
other edges are dynamic, so blanking is more difficult.
Cycle Adjust B has no effect in Normal Mode.
4.6
Phase Shifting
In most modes, it is possible to synchronize multiple DPWM modules using the phase shift signal. The
phase shift signal has two possible sources. It can come from the Phase Shift Register. This provides a
fixed value, which is useful for an interleaved PFC, for example.
The phase shift value can also come from the filter output. In this case, the changes in the filter output
causes changes in the phase relationship of two DPWM modules. This is useful for phase shifted full
bridge topologies.
The following figure shows the mechanism of phase shift:
Phase Shift
DPWM0 Start of Period
DPWM0 Start of Period
Period Counter
DPWM1 Start of Period
DPWM1 Start of Period
Period Counter
Phase Trigger = Phase Trigger Register value or Filter Duty
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
33
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
4.7
www.ti.com
DPWM Multiple Output Mode
Multi mode is used for systems where each phase has only one driver signal. It enables each DPWM
peripheral to drive two phases with the same pulse width, but with a time offset between the phases, and
with different cycle adjusts for each phase.
Here is a diagram for Multi-Mode:
Multi Mode Closed Loop
Start of Period
Start of Period
Period
Period Counter
Filter controlled edge
DPWM Output A
Event 1
Filter Duty (High Resolution)
Cycle Adjust A (High Resolution)
Adaptive Sample Trigger A
Adaptive Sample Trigger B
Sample Trigger 1
To Other
Modules
Blanking A Begin
Blanking A End
DPWM Output B
Event 3 (High Resolution)
Filter Duty (High Resolution)
Cycle Adjust B (High Resolution)
Sample Trigger 2
Blanking B Begin
Blanking B End
To Other
Modules
Phase Trigger
Events which change with DPWM mode:
DPWM A Rising Edge = Event 1
DPWM A Falling Edge = Event 1 + Filter Duty + Cycle Adjust A
Adaptive Sample Trigger A = Event 1 + Filter Duty + Adaptive Sample Register or
Adaptive Sample Trigger B = Event 1 + Filter Duty/2 + Adaptive Sample Register
DPWM B Rising Edge = Event 3
DPWM B Falling Edge = Event 3 + Filter Duty + Cycle Adjust B
Phase Trigger = Phase Trigger Register value or Filter Duty
Events always set by their registers, regardless of mode:
Sample Trigger 1, Sample Trigger 2, Blanking A Begin , Blanking A End , Blanking B
Begin, Blanking B End
34
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
Event 2 and Event 4 are not relevant in Multi mode.
DPWMB can cross over the period boundary safely, and still have the proper pulse width, so full 100%
pulse width operation is possible. DPWMA cannot cross over the period boundary.
Since the rising edge on DPWM B is also fixed, Blanking B-Begin and Blanking B-End can be used for
blanking this rising edge.
And, of course, Cycle Adjust B is usable on DPWM B.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
35
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
4.8
www.ti.com
DPWM Resonant Mode
This mode provides a symmetrical waveform where DPWMA and DPWMB have the same pulse width. As
the switching frequency changes, the dead times between the pulses remain the same.
The equations for this mode are designed for a smooth transition from PWM mode to resonant mode, as
described in the LLC Example section. Here is a diagram of this mode:
Resonant Symmetrical Closed Loop
Start of Period
Start of Period
Filter Period
Period Counter
Filter controlled edge
DPWM Output A
Event 1
Filter Duty – Average Dead Time
Adaptive Sample Trigger A
Adaptive Sample Trigger B
Sample Trigger 1
Blanking A Begin
To Other
Modules
Blanking A End
DPWM Output B
Event 3 - Event 2
Period Register – Event 4
Sample Trigger 2
Blanking B Begin
Blanking B End
Phase Trigger
Events which change with DPWM mode:
To Other
Modules
Dead Time 1 = Event 3 – Event 2
Dead Time 2 = Event 1 + Period Register – Event 4)
Average Dead Time = (Dead Time 1 + Dead Time 2)/2
DPWM A Rising Edge = Event 1
DPWM A Falling Edge = Event 1 + Filter Duty – Average Dead Time
Adaptive Sample Trigger A = Event 1 + Filter Duty + Adaptive Sample Register
Adaptive Sample Trigger B = Event 1 + Filter Duty/2 + Adaptive Sample Register
DPWM B Rising Edge = Event 1 + Filter Duty – Average Dead Time + (Event 3 – Event 2)
DPWM B Falling Edge = Filter Period – (Period Register – Event 4)
Phase Trigger = Phase Trigger Register value or Filter Duty
Events always set by their registers, regardless of mode:
Sample Trigger 1, Sample Trigger 2, Blanking A Begin, Blanking A End, Blanking B Begin,
Blanking B End
36
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
The Filter has two outputs, Filter Duty and Filter Period. In this case, the Filter is configured so that the
Filter Period is twice the Filter Duty. So if there were no dead times, each DPWM pin would be on for half
of the period. For dead time handling, the average of the two dead times is subtracted from the Filter Duty
for both DPWM pins. Therefore, both pins will have the same on-time, and the dead times will be fixed
regardless of the period. The only edge which is fixed relative to the start of the period is the rising edge of
DPWM A. This is the only edge for which the blanking signals can be used easily.
4.9
Triangular Mode
Triangular mode provides a stable phase shift in interleaved PFC and similar topologies. In this case, the
PWM pulse is centered in the middle of the period, rather than starting at one end or the other. In
Triangular Mode, only DPWM-B is available. Here is a diagram for Triangular Mode:
Triangular Mode Closed Loop
Start of Period
Start of Period
Period
Period Counter
DPWM Output A
Sample Trigger 1
To Other
Modules
Blanking A Begin
Blanking A End
Filter controlled edge
DPWM Output B
Cycle Adjust A (High Resolution)
Cycle Adjust B (High Resolution)
Filter Duty/2 (High Resolution)
Period/2
Sample Trigger 2
Blanking B Begin
To Other
Modules
Blanking B End
Phase Trigger
Events which change with DPWM mode:
DPWM A Rising Edge = None
DPWM A Falling Edge = None
Adaptive Sample Trigger = None
DPWM B Rising Edge = Period/2 - Filter Duty/2 + Cycle Adjust A
DPWM B Falling Edge = Period/2 + Filter Duty/2 + Cycle Adjust B
Phase Trigger = Phase Trigger Register value or Filter Duty
Events always set by their registers, regardless of mode:
Sample Trigger 1, Sample Trigger 2, Blanking A Begin , Blanking A End , Blanking B
Begin, Blanking B End
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
37
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
All edges are dynamic in triangular mode, so fixed blanking is not that useful. The adaptive sample trigger
is not needed. It is very easy to put a fixed sample trigger exactly in the center of the FET on-time,
because the center of the on-time does not move in this mode.
4.10 Leading Edge Mode
Leading edge mode is very similar to Normal mode, reversed in time. The DPWM A falling edge is fixed,
and the rising edge moves to the left, or backwards in time, as the filter output increases. The DPWM B
falling edge stays ahead of the DPWMA rising edge by a fixed dead time. Here is a diagram of the
Leading Edge Mode:
38
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
Leading Edge Closed Loop
Start of Period
Start of Period
Period
Period Counter
DPWM Output A
Event 1
Filter Duty (High Resolution)
Cycle Adjust A (High Resolution)
Adaptive Sample Trigger A
Adaptive Sample Trigger B
Sample Trigger 1
To Other
Modules
Blanking A Begin
Blanking A End
DPWM Output B
Event 2 - Event 3 (High Resolution)
Event 4 (High Resolution)
Sample Trigger 2
Blanking B Begin
To Other
Modules
Blanking B End
Phase Trigger
Events which change with DPWM mode:
DPWM A Falling Edge = Event 1
DPWM A Rising Edge = Event 1 - Filter Duty + Cycle Adjust A
Adaptive Sample Trigger A = Event 1 - Filter Duty + Adaptive Sample Register or
Adaptive Sample Trigger B = Event 1 - Filter Duty/2 + Adaptive Sample Register
DPWM B Rising Edge = Event 4
DPWM B Falling Edge = Event 1 - Filter Duty + Cycle Adjust A -(Event 2 – Event 3)
Phase Trigger = Phase Trigger Register value or Filter Duty
Events always set by their registers, regardless of mode:
Sample Trigger 1, Sample Trigger 2, Blanking A Begin , Blanking A End , Blanking B
Begin, Blanking B End
As in the Normal mode, the two edges in the middle of the period are dynamic, so the fixed blanking
intervals are mainly useful for the edges at the beginning and end of the period.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
39
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
4.11 Sync FET Ramp and IDE Calculation
The UCD3138 has built in logic for controlling MOSFETs for synchronous rectification (Sync FETs). This
comes in two forms:
• Sync FET ramp
• Ideal Diode Emulation (IDE) calculation
When starting up a power supply, sometimes there is already a voltage on the output – this is called
prebias. It is very difficult to calculate the ideal Sync FET on-time for this case. If it is not calculated
correctly, it may pull down the pre-bias voltage, causing the power supply to sink current.
To avoid this, Sync FETs are not turned on until after the power supply has ramped up to the nominal
voltage. The Sync FETs are turned on gradually in order to avoid an output voltage glitch. The Sync FET
Ramp logic can be used to turn them on at a rate below the bandwidth of the filter.
In discontinuous mode, the ideal on-time for the Sync FETs is a function of Vin, Vout, and the primary side
duty cycle (D). The IDE logic in the UCD3138 takes Vin and Vout data from the firmware and combines it
with D data from the filter hardware. It uses this information to calculate the ideal on-time for the Sync
FETs.
4.12 Automatic Mode Switching
Automatic Mode switching enables the DPWM module to switch between modes automatically, with no
firmware intervention. This is useful to increase efficiency and power range. The following paragraphs
describe phase-shifted full bridge and LLC examples:
4.12.1 Phase Shifted Full Bridge Example
In phase shifted full bridge topologies, efficiency can be increased by using pulse width modulation, rather
than phase shift, at light load. This is shown below:
40
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
Phase_Shift Mode
PWM
Ts
w1
Ts
d
DPWM3A
ta
d
31
ta
ta
32
ta
31
32
DPWM3B
w
w2
2
DPWM2A
ta
ta
41
d
42
d
DPWM2B
d
ta
51
ta
52
DPWM0A
ta
d
ta
51
ta
52
ta
61
ta
61
ta
62
62
DPWM0B
Ramp
Ipri
4.12.2 LLC Example
In LLC, three modes are used. At the highest frequency, a pulse width modulated mode (Multi Mode) is
used. As the frequency decreases, resonant mode is used. As the frequency gets still lower, the
synchronous MOSFET drive changes so that the on-time is fixed and does not increase. Here are the
waveforms for the LLC:
Primary
a1
Syn FFT
PWM
Mode
a3
LLC Mode
fs = fr_max
fr
fs> fr
fs< fr
a2
Tr = 1/fr
Tr = 1/fr
a4
is
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
41
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
4.12.3 Mechanism for Automatic Mode Switching
Many of the configuration parameters for the DPWM are in DPWM Control Register 1. For automatic
mode switching, some of these parameters are duplicated in the Auto Config Mid and Auto Config High
registers.
If automatic mode switching is enabled, the filter duty signal is used to select which of these three
registers is used. There are 4 registers which are used to select the points at which the mode switching
takes place. They are used as shown below.
Automatic Mode Switching
With Hysteresis
Filter Duty
Full Range
Auto Config High
High – Upper Threshold
High – Lower Threshold
Auto Config Mid
Low – Upper Threshold
Low – Lower Threshold
Control
Register 1
0
As shown, the registers are used in pairs for hysteresis. The transition from Control Register 1 to Auto
Config Mid only takes place when the Filter Duty goes above the Low Upper threshold. It does not go
back to Auto Config Mid until the Low Lower Threshold is passed. This prevents oscillation between
modes if the filter duty is close to a mode switching point.
42
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
4.13 DPWMC, Edge Generation, IntraMux
The UCD31xx has hardware for generating complex waveforms beyond the simple DPWMA and DPWMB
waveforms already discussed – DPWMC, the Edge Generation Module, and the IntraMux.
DPWMC is a signal inside the DPWM logic. It goes high at the Blanking A begin time, and low at the
Blanking A end time.
The Edge Gen module takes DPWMA and DPWMB from its own DPWM module, and the next one, and
uses them to generate edges for two outputs. For DPWM3, the DPWM0 is considered to be the next
DPWM. Each edge (rising and falling for DPWMA and DPWMB) has 8 options which can cause it.
The options are:
0 = DPWM(n) A Rising edge
1 = DPWM(n) A Falling edge
2 = DPWM(n) B Rising edge
3 = DPWM(n) B Falling edge
4 = DPWM(n+1) A Rising edge
5 = DPWM(n+1) A Falling edge
6 = DPWM(n+1) B Rising edge
7 = DPWM(n+1) B Falling edge
The Edge Gen is controlled by the DPWMEDGEGEN register. It also has an enable/disable bit.
The IntraMux is controlled by the Auto Config registers. Intra Mux is short for intra multiplexer. The
IntraMux takes signals from multiple DPWMs and from the Edge Gen and combines them logically to
generate DPWMA and DPWMB signals This is useful for topologies like phase-shifted full bridge,
especially when they are controlled with automatic mode switching. Of course, it can all be disabled, and
DPWMA and DPWMB will be driven as described in the sections above. If the Intra Mux is enabled, high
resolution must be disabled, and DPWM edge resolution goes down to 4 ns.
Here is a drawing of the Edge Gen/Intra Mux:
A/B/C (N)
A/B/C (N+1)
C (N+2)
C (N+3)
INTRAMUX
PWM A
PWM B
EDGE GEN
A(N)
B(N)
A(N+1)
B(N+1)
EGEN A
EGEN B
B SELECT
A SELECT
A ON SELECT
A OFF SELECT
B ON SELECT
B OFF SELECT
Here is a list of the IntraMux modes for DPWMA:
0
1
2
3
4
5
=
=
=
=
=
=
DPWMA(n) pass through (default)
Edge-gen output, DPWMA(n)
DPWNC(n)
DPWMB(n) (Crossover)
DPWMA(n+1)
DPWMB(n+1)
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
43
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
6 = DPWMC(n+1)
7 = DPWMC(n+2)
8 = DPWMC(n+3)
and for DPWMB:
0 = DPWMB(n) pass through (default)
1 = Edge-gen output, DPWMB(n)
2 = DPWNC(n)
3 = DPWMA(n) (Crossover)
4 = DPWMA(n+1)
5 = DPWMB(n+1)
6 = DPWMC(n+1)
7 = DPWMC(n+2)
8 = DPWMC(n+3)
The DPWM number wraps around just like the Edge Gen unit. For DPWM4 the following definitions apply:
DPWM(n)
DPWM4
DPWM(n+1)
DPWM0
DPWM(n+2)
DPWM1
DPWM(n+3)
DPWM2
4.14 Filter
The UCD31XX filter is a PID filter with many enhancements for power supply control. Some of its features
include:
• Traditional PID Architecture
• Programmable non-linear limits for automated modification of filter coefficients based on received
EADC error
• Multiple coefficient sets fully configurable by firmware
• Full 24-bit precision throughout filter calculations
• Programmable clamps on integrator branch and filter output
• Ability to load values into internal filter registers while system is running
• Ability to stall calculations on any of the individual filter branches
• Ability to turn off calculations on any of the individual filter branches
• Duty cycle, resonant period, or phase shift generation based on filter output.
• Flux balancing
• Voltage feed forward
44
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
Here is the first section of the Filter:
Limit Comparator
Limit 6
PID Filter Branch
Stages
Limit 5
…..
Limit 0
EADC_DATA
Xn
Kp Coef
Coefficient
select
<>
16
9
9
X
24
24
P
Xn-1 Reg
Ki Coef
9
9
Optional
Selected
by
KI_ADDER_
MODE
9
9
+
9
X
16
24
Ki High
24
24
24
+
24
Ki_yn reg
24
Clamp
I
24
Ki Low
Kd alpha
Kd coef
9
-
Kd yn_reg
32
9
9
24
X
24
Round
16
Xn - Xn-1
9
24
24
X
+
24
24
Clamp
D
The filter input, Xn, generally comes from a front end. Then there are three branches, P, I. and D. Note
that the D branch also has a pole, Kd Alpha. Clamps are provided both on the I branch and on the D
alpha pole.
The filter also supports a nonlinear mode, where up to 7 different sets of coefficients can be selected
depending on the magnitude of the error input Xn. This can be used to increase the filter gain for higher
errors to improve transient response.
Here is the output section of the filter:
24 P
24 I
24 D
Filter Yn
Clamp High
Yn Scale
+
26
Saturate
S2.23
24
24
Yn
S0.23
24
Shifter
S0.23
Clamp
Filter Yn
S0.23
Filter Yn
Clamp Low
All are S0.23
This section combines the P, I, and D sections, and provides for saturation, scaling, and clamping.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
45
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
There is a final section for the filter, which permits its output to be matched to the DPWM:
Filter YN
S0.23
24
KCompx
14.0
DPWMx Period 14.0
X
38
S14.23
Round to
18 bits,
Clamp to
Positive
18
14.4
Truncate
low 4 bits
14 Filter Period
Bits [17:4] 14.0
14
14.0
PERIOD_MULT_SEL
Filter Output
Clamp High
Filter YN (Duty %)
S0.23
24
KCompx
X
38
S14.23
Round to
18 bits,
Clamp to
Positive
18
Clamp
14.4
18 Filter Duty
14.4
14.0
DPWMx Period 14.0
Loop_VFF 14.0
14
Filter Output
Clamp Low
14.0
Resonant Duty 14.0
OUTPUT_MULT_SEL
This permits the filter output to be multiplied by a variety of correction factors to match the DPWM Period,
to provide for Voltage Feed Forward, or for other purposes. After this, there is another clamp. For resonant
mode, the filter can be used to generate both period and duty cycle.
4.14.1 Loop Multiplexer
The Loop Mux controls interconnections between the filters, front ends, and DPWMs. Any filter, front end,
and DPWM can be combined with each other in many configurations.
It
•
•
•
•
•
also controls the following connections:
DPWM to Front End
Front End DAC control from Filters or Constant Current/Constant Power Module
Filter Special Coefficients and Feed Forward
DPWM synchronization
Filter to DPWM
The following control modules are configured in the Loop Mux:
• Constant Power/Constant Current
• Cycle Adjustment (Current and flux balancing)
• Global Period
• Light Load (Burst Mode)
• Analog Peak Current Mode
46
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
4.14.2 Fault Multiplexer
In order to allow a flexible way of mapping several fault triggering sources to all the DPWMs channels, the
UCD3138 provides an extensive array of multiplexers that are united under the name Fault Mux module.
The Fault Mux Module supports the following types of mapping between all the sources of fault and all
different fault response mechanism inside each DPWM module.
• Many fault sources mapped to a single fault response mechanism. For instance an analog comparator
in charge of over voltage protection, a digital comparator in charge of over current protection and an
external digital fault pin can be all mapped to a fault-A signal connected to a single FAULT MODULE
and shut down DPWM1-A.
• A single fault source can be mapped to many fault response mechanisms inside many DPWM
modules. For instance an analog comparator in charge of over current protection can be mapped to
DPWM-0 through DPWM-3 by way of several fault modules.
• Many fault sources can be mapped to many fault modules inside many DPWM modules.
FAULT MUX
DPWM
CBC_PWM_AB_EN
Bit20 in DPWMCTRL0
CYCLE BY CYCLE
DIG PCM
ANALOG PCM
FAULT - CBC
FAULT MODULE
AB FLAG
DISABLE PWM A AND B
CBC_FAULT_EN
Bit30 in DPWMFLTCTRL
FAULT - AB
DCOMP– 4X
EXT GPIO – 4X
ACOMP – 7X
FAULT -A
FAULT -B
FAULT MODULE
FAULT MODULE
FAULT MODULE
AB FLAG
A FLAG
DISABLE PWM A AND B
DISABLE PWM A ONLY
B FLAG
DISABLE PWM B ONLY
ALL_FAULT_EN
DPWM_EN
Bit 31 in DPWMFLTCTRL
Bit0 in DPWMCTRL0
The Fault Mux Module provides a multitude of fault protection functions within the UCD3138 high-speed
loop (Front End Control, Filter, DPWM and Loop Mux modules). The Fault Mux Module allows highly
configurable fault generation based on digital comparators, high-speed analog comparators and external
fault pins. Each of the fault inputs to the DPWM modules can be configured to one or any combination of
the fault events provided in the Fault Mux Module.
Each one of the DPWM engines has four fault modules. The modules are called CBC fault module, AB
fault module, A fault module and B fault module.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
47
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
The internal circuitry in all the four fault modules is identical, and the difference between the modules is
limited to the way the modules are attached to the DPWMs.
FAULT FLAG
FAULT IN
DPWM EN
FAULT EN
MAX COUNT
FAULT MODULE
All fault modules provide immediate fault detection but only once per DPWM switching cycle. Each one of
the fault modules own a separate max_count and the fault flag will be set only if sequential cycle-by-cycle
faults count exceeds max_count.
Once the fault flag is set DPWMs need to be disabled by DPWM_EN going low in order to clear the fault
flags. Please note, all four Fault Modules share the same DPWM_EN control, all fault flags (output of Fault
Modules) will be cleared simultaneously.
All four Fault Modules share the same global FAULT_EN as well. Therefore a specific Fault Module
cannot be enabled/ disabled separately.
FAULT - CBC
CYCLE BY CYCLE
CLIM
Unlike Fault Modules, only one Cycle by Cycle block is available in each DPWM module.
The Cycle by Cycle block works in conjunction with CBC Fault Module and enables DPWM reaction to
signals arriving from Analog Peak current mode (PCM) module.
The Fault Mux Module supports the following basic functions:
• 4 digital comparators with programmable thresholds and fault generation
• Configuration for 7 high speed analog comparators with programmable thresholds and fault generation
• External GPIO detection control with programmable fault generation
• Configurable DPWM fault generation for DPWM Current Limit Fault, DPWM Over-Voltage Detection
Fault, DPWM A External Fault, DPWM B External Fault and DPWM IDE Flag
• Clock Failure Detection for High and Low Frequency Oscillator blocks
• Discontinuous Conduction Mode Detection
48
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
HFO/LFO
Fail Detect
DCM Detection
Digital Comparator 0
Control
Front End
Control 0
Digital Comparator 1
Control
Front End
Control 1
Digital Comparator 2
Control
Front End
Control 2
Digital Comparator 3
Control
fault[2:0]
External GPIO
Detection
DPWM 0
Fault Control
DPWM 1
Fault Control
DPWM 2
Fault Control
DPWM 3
Fault Control
DPWM 0
DPWM 1
DPWM 2
DPWM 3
Analog Comparator 0
Control
Analog
Comparator 0
Analog Comparator 1
Control
Analog
Comparator 1
Analog Comparator 2
Control
Analog
Comparator 2
Analog Comparator 3
Control
Analog
Comparator 3
Analog Comparator 4
Control
Analog
Comparator 4
Analog Comparator 5
Control
Analog
Comparator 5
Analog Comparator 6
Control
Analog
Comparator 6
Analog Comparator
Automated Ramp
Figure 4-2. Fault Mux Block Diagram
4.15 Communication Ports
4.15.1 SCI (UART) Serial Communication Interface
A maximum of two independent Serial Communication Interface (SCI) or Universal Asynchronous
Receiver/Transmitter (UART) interfaces are included within the device for asynchronous start-stop serial
data communication (see the pin out sections for details) Each interface has a 24 bit prescaler for
supporting programmable baud rates and has programmable data word and stop bit options. Half or full
duplex operation is configurable through register bits. A loop back feature can also be setup for firmware
verification. Both SCI-TX and SCI-RX pin sets can be used as GPIO pins when the peripheral is not being
used.
4.15.2 PMBUS
The PMBus Interface supports independent master and slave modes controlled directly by firmware
through a processor bus interface. Individual control and status registers enable firmware to send or
receive I2C, SMBus or PMBus messages in any of the accepted protocols, in accordance with the I2C
Specification, SMBus Specification (Version 2.0) and the PMBUS Power System Management Protocol
Specification.
The PMBus interface is controlled through a processor bus interface, utilizing a 32-bit data bus and 6-bit
address bus. The PMBus interface is connected to the expansion bus, which features 4 byte write
enables, a peripheral select dedicated for the PMBus interface, separated 32-bit data buses for reading
and writing of data and active-low write and output enable control signals. In addition, the PMBus Interface
connects directly to the I2C/SMBus/PMBus Clock, Data, Alert, and Control signals.
Example: PMBus Address Decode via ADC12 Reading
The user can allocate 2 pins of the 12-bit ADC input channels, AD_00 and AD_01, for PMBus address
decoding. At power-up the device applies IBIAS to each address detect pin and the voltage on that pin is
captured by the internal 12-bit ADC.
Where bin(VAD0x) is the address bin for one of 12 address as shown inFigure 4-3.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
49
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
Vdd
AD00,
AD01
pin
I BIAS
On/Off Control
Resister to
set PMBus
Address
To ADC Mux
Figure 4-3. PMBus Address Detection Method
4.15.3 General Purpose ADC12
The ADC12 is a 12 bit, high speed analog to digital converter, equipped with the following options:
• Typical conversion speed of 268 ksps
• Conversions can consist from 1 to 16 ADC channel conversions in any desired sequence
• Post conversion averaging capability, ranging from 4X, 8X, 16X or 32X samples
• Configurable triggering for ADC conversions from the following sources: firmware, DPWM rising edge,
ADC_EXT_TRIG pin or Analog Comparator results
• Interrupt capability to embedded processor at completion of ADC conversion
• Six digital comparators on the first 6 channels of the conversion sequence using either raw ADC data
or averaged ADC data
• Two 10 µA current sources for excitation of PMBus addressing resistors
• Dual sample and hold for accurate power measurement
• Internal temperature sensor for temperature protection and monitoring
The control module ( ADC12 Contol Block Diagram) contains the control and conversion logic for autosequencing a series of conversions. The sequencing is fully configurable for any combination of 16
possible ADC channels through an analog multiplexer embedded in the ADC12 block. Once converted,
the selected channel value is stored in the result register associated with the sequence number. Input
channels can be sampled in any desired order or programmed to repeat conversions on the same channel
multiple times during a conversion sequence. Selected channel conversions are also stored in the result
registers in order of conversion, where the result 0 register is the first conversion of a 16-channel
sequence and result 15 register is the last conversion of a 16-channel sequence. The number of channels
converted in a sequence can vary from 1 to 16.
Unlike EADC0 through EADC2, which are primarily designed for closing high speed compensation loops,
the ADC12 is not usually used for loop compensation purposes. The EADC converters have a
substantially faster conversion rate, thus making them more attractive for closed loop control. The ADC12
features make it best suited for monitoring and detection of currents, voltages, temperatures and faults.
50
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
ADC12 Block
ADC12 Registers
ADC
Averaging
S/H
16 ADC
Channels
12-bit SAR
ADC
ADC12
Control
Digital
Comparators
ADC Channel[15:0]
ADC External Trigger (from pin)
DPWM
Modules
Analog
Comparators
Figure 4-4. ADC12 Control Block Diagram
4.15.4 Timers
External to the Fusion Digital Power Peripherals there are 3 different types of timers in UCD3138. They
are the 24-bit timer, 16-bit timer and the Watchdog timer
4.15.4.1 24-bit PWM Timer
There is one 24 bit counter PWM timer which runs off the Interface Clock and can further be divided down
by an 8-bit pre-scalar to generate a slower PWM time period. The timer has two compare registers (Data
Registers) for generating the PWM set/unset events. Additionally, the timer has a shadow register (Data
Buffer register) which can be used to store CPU updates of the compare events while still using the timer.
The selected shadow register update mode happens after the compare event matches.
The two capture pins TCMP0 and TCMP1 are inputs for recording a capture event. A capture event can
be set either to rising, falling, or both edges of the capture pin. Upon this event, the counter value is stored
in the corresponding capture data register.
The counter reset can be configured to happen on a counter roll over, a compare equal event, or by
software controlled register. Five Interrupts from the PWM timer can be set, which are the counter rollover
event (overflow), either capture event 0 or 1, or the two comparison match events. Each interrupt can be
disabled or enabled.
Upon an event comparison on only the second event, the TCMP pin can be configured to set, clear, toggle
or have no action at the output. The value of PWM pin output can be read for status or simply configured
as general purpose I/O for reading the value of the input at the pin. The first compare event can only be
used as an interrupt.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
51
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
4.15.4.2 16-Bit PWM Timers
There are four 16 bit counter PWM timers which run off the Interface Clock and can further be divided
down by a 8-bit pre-scaler to generate slower PWM time periods. Each timer has two compare registers
(Data Registers) for generating the PWM set/unset events. Additionally, each timer has a shadow register
(Data Buffer register) which can be used to store CPU updates of compare events while still using the
timer. The selected shadow register update mode happens after the compare event matches.
The counter reset can be configured to happen on a counter roll over, a compare equal event, or by a
software controlled register. Interrupts from the PWM timer can be set due to the counter rollover event
(overflow) or by the two comparison match events. Each comparison match and the overflow interrupts
can be disabled or enabled.
Upon an event comparison, the PWM pin can be configured to set, clear, toggle or have no action at the
output. The value of PWM pin output can be read for status or simply configured as General Purpose I/O
for reading the value of the input at the pin.
4.15.4.3 Watchdog Timer
A watchdog timer is provided on the device for ensuring proper firmware loop execution. The timer is
clocked off of a separate low speed oscillator source for providing a timeout range between 10 ms and 1.3
s. If the timer is allowed to expire, a reset condition is issued to the ARM processor. The watchdog is reset
by a simple CPU write bit to the watchdog key register by the firmware routine. On device power-up the
watchdog is disabled. Yet after it is enabled, the watchdog cannot be disabled by firmware. Only a device
reset can put this bit back to the default disabled state. A half timer flag is also provided for status
monitoring of the watchdog.
4.16 Miscellaneous Analog
The Miscellaneous Analog Control (MAC) Registers are a catch-all of registers that control and monitor a
wide variety of functions. These functions include device supervisory features such as Brown-Out and
power saving configuration, general purpose input/output configuration and interfacing, internal
temperature sensor control and current sharing control.
The MAC module also provides trim signals to the oscillator and AFE blocks. These controls are usually
used at the time of trimming at manufacturing; therefore this document will not cover these trim controls.
The MAC registers and peripherals are all available in the UCD3138 (64 pin version). Other UCD31xx
devices may have reduced resources. See the device pin out description for details.
4.17 Package ID Information
Package ID register includes information regarding the package type of the device and can be read by
firmware for reporting through PMBus or for other package sensitive decisions.
BIT NUMBER
Bit Name
1:0
PKG_ID
Access
R/W
Default
00
4.18 Brownout
Brownout function is used to determine if the device supply voltage is lower than a threshold voltage, a
condition that may be considered unsafe for proper operation of the device.
The brownout threshold is higher than the reset threshold voltage; therefore, when the supply voltage is
lower than brownout threshold, it still does not necessarily trigger a device reset.
The brownout interrupt flag can be polled or alternatively can trigger an interrupt to service such case by
an interrupt service routine. Please see the Power On Reset (POR) / Brown Out Reset (BOR) section.
52
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
4.19 Global I/O
Up to 30 pins in UCD31xx can be configured to serve as a general purpose input or output pin (GPIO).
This includes all digital input or output pins except for the RESET pin.
The pins that cannot be configured as GPIO pins are the supply pins, ground pins, ADC-12 analog input
pins, EADC analog input pins and the RESET pin.
There are two ways to configure and use the digital pins as GPIO pins:
1. Through the centralized Global I/O control registers.
2. Through the distributed control registers in the specific peripheral that shares it pins with the standard
GPIO functionality.
The Global I/O registers offer full control of:
1. Configuring each pin as a GPIO.
2. Setting each pin as input or output.
3. Reading the pin’s logic state, if it is configured as an input pin.
4. Setting the logic state of the pin, if it is configured as an output pin.
5. Connecting pin/pins to high rail through internal pull up resistors.
The Global I/O registers include Global I/O EN register, Global I/O OE Register, Global I/O Open Drain
Control Register, Global I/O Value Register and Global I/O Read Register.
The following is showing the format of Global I/O EN Register (GLBIOEN) as an example:
BIT NUMBER
29:0
Bit Name
GLOBAL_IO_EN
Access
R/W
Default
00_0000_0000_0000_0000_0000_0000_0000
Bits 29-0: GLOBAL_IO_EN – This register enables the global control of digital I/O pins
0 = Control of IO is done by the functional block assigned to the IO (Default)
1 = Control of IO is done by Global IO registers.
BIT
PIN_NAME
29
PIN NUMBER
UCD3138-64 PIN
UCD3138-40 PIN
FAULT[3]
43
NA
28
ADC_EXT_TRIG
12, 26
8
27
TCK
37
21
26
TDO
38
20
25
TMS
40
24
24
TDI
39
23
23
SCI_TX[1]
29
NA
22
SCI_TX[0]
14
22
21
SCI_RX[1]
30
NA
20
SCI_RX[0]
13
23
19
TMR_CAP
12, 26, 41
8, 21
18
TMR_PWM[1]
32
NA
17
TMR_PWM[0]
12, 26, 31, 37
21
16
PMBUS-CLK
15
9
15
PMBUS-DATA
16
10
14
CONTROL
30
20
13
ALERT
29
19
12
EXT_INT
26, 34
NA
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
53
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
BIT
PIN_NAME
11
10
PIN NUMBER
UCD3138-64 PIN
UCD3138-40 PIN
FAULT[2]
42
25
FAULT[1]
36
23
9
FAULT[0]
35, 39
22
8
SYNC
12, 26,37
8, 21
7
DPWM3B
24
18
6
DPWM3A
23
17
5
DPWM2B
22
16
4
DPWM2A
21
15
3
DPWM1B
20
14
2
DPWM1A
19
13
1
DPWM0B
18
12
0
DPWM0A
17
11
4.20 Temperature Sensor Control
Temperature sensor control register provides internal temperature sensor enabling and trimming
capabilities. The internal temperature sensor is disabled as default.
Temp Cal
Temperature
Sensor
ADC 12
Ch14
Figure 4-5. Internal Temp Sensor
Temperature sensor is calibrated at room temperature (25 °C) via a calibration register value.
The temperature sensor is measured using ADC12 (via Ch14). The temperature is then calculated using a
mathematical formula involving the calibration register (this effectively adds a delta to the ADC
measurement).
The temperature sensor can be enabled or disabled.
4.21 I/O Mux Control
In different packages of UCD3138 several I/O functions are multiplexed and routed toward a single
physical pin. I/O Mux Control register may be used in order to choose a single specific functionality that is
desired to be assigned to a physical device pin for your application.
54
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
4.21.1 JTAG Use for I/O and JTAG Security
The UCD3138 provides a JTAG interface for debugging and for uploading data and programs. The pins
are multiplexed with other pins, and will not be available in certain topologies. For power supplies, other
debugging techniques (PMBus, UART, code instrumentation) are often superior to JTAG. Code
downloading is much faster via PMBus, or with a user boot program via UART. PMBus support is
available from TI. JTAG for debugging has limited support from TI’s Code Composer Studio. JTAG
parameter download may be supported by third parties.
4.22 Current Sharing Control
UCD3138 provides three separate modes of current sharing operation.
• Analog bus current sharing
• PWM bus current sharing
• Master/Slave current sharing
The simplified current sharing circuitry is shown in the drawing below:
3.3 V
I const
Digital
3.3 V
3.3 V
ESD
R2
R1
ESD RES
AD13
AD02
q2
ESD
ESD RES
ESD
q1
EXT CAP
R0
ADC12 &
CMP
ADC12 &
CMP
FOR TEST ONLY,
ALWAYS KEEP 00
CS_MODE
EN_SW1
EN_SW2
DPWM
Off or Slave Mode (3-state)
00
00 (default)
0
0
0
PWM Bus
00
01
1
0
ACTIVE
Off or Slave Mode (3-state)
00
10
0
0
0
Analog Bus or Master
00
11
0
1
0
CURRENT SHARING MODE
The period and the duty of 8-bit PWM current source and the state of the SW1 and SW2 switches can be
controlled through the current sharing control register (CSCTRL).
4.23 Temperature Reference
The temperature reference register (TEMPREF) provides the ADC12 count when ADC12 measures the
internal temperature sensor (channel 14) during the factory trim and calibration.
This information can be used by different periodic temperature compensation routines implemented in the
firmware. But it should not be overwritten by firmware, otherwise this factory written value will be lost.
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
55
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
4.24 Power Disable Control or (Clock Gating Control)
Power disable control register provides control bits that can enable or disable arrival of clock to several
peripherals such as, PCM, CPCC, digital filters, front ends, DPWMs, UARTs, ADC-12 and more.
All these controls are enabled as default. If a specific peripheral is not used in a specific application the
clock gate can be disabled in order to block the propagation of clock signal to that peripheral and therefore
reduce the overall current consumption of the device.
56
Functional Overview
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
5
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
IC Grounding and Layout Recommendations
•
•
•
•
•
•
•
•
•
Two grounds are recommended: AGND (analog) and DGND (digital).
– AGND plane should be on a different layer than DGND, and right under the UCD3xxx device.
– UCD3xxx power pad should be tied to AGND plane by at least 4 vias
– AGND plane should be just large enough to connect to all required components.
– Power ground (PGND) can be independent or combined with DGND
Both 3.3VD and 3.3VA should have a local 0.1µF capacitor placed as close as possible to the device
pins
BPCAP decoupling (2.2 µF typically) MUST be connected to DGND
All analog signal filter capacitors should be tied to AGND
– If the UCD7201 or UCD7100 driver is used, the filter capacitor for the current sensing pin can be
tied to DGND for easy layout
All digital signals, such as GPIO, PMBus and PWM are referenced to DGND.
The RESET pin capacitor (0.1µF) should be connected to either DGND or AGND locally. A 10kΩ pullup resistor to 3.3V is recommended.
All filter and decoupling capacitors should be placed close to UCD3xxx as possible
– Resistor placement is less critical and can be moved a little further away
The DGND and AGND net-short resistor MUST be placed right between one UCD3xxx’s DGND pin
and one AGND pin. Ground connections to the net short element should be made by a large via (or
multiple paralleled vias) for each terminal of the net-short element.
If a UCD7201 or UCD7100 device is on the control card and there is a PGND connection, a net-short
resistor should be tied to the DGND plane and PGND plane by multiple vias. In addition the net-short
element should be close to the driver IC.
– The power pad of the driver IC should be tied to DGND
IC Grounding and Layout Recommendations
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
57
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
6
References
1.
2.
3.
4.
5.
58
www.ti.com
Programmer's Manual
ARM Documentation
Fusion Digital Power Designer
PMBus Standards
SMBus Standards
References
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
UCD3138
www.ti.com
7
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
Mechanical Data
Mechanical data is appended to the core document when published.
Mechanical Data
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
59
UCD3138
SLUSAP2 A – MARCH 2012 – REVISED MARCH 2012
www.ti.com
Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Original (March 2012) to Revision A
•
60
Page
Added Production Data statement to footnote and removed "Product Preview" banner
Mechanical Data
...........................
6
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): UCD3138
PACKAGE OPTION ADDENDUM
www.ti.com
18-May-2012
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package
Drawing
Pins
Package Qty
Eco Plan
(2)
Lead/
Ball Finish
MSL Peak Temp
(3)
UCD3138RGCR
ACTIVE
VQFN
RGC
64
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-3-260C-168 HR
UCD3138RGCT
ACTIVE
VQFN
RGC
64
250
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-3-260C-168 HR
UCD3138RHAR
PREVIEW
VQFN
RHA
40
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-3-260C-168 HR
UCD3138RHAT
PREVIEW
VQFN
RHA
40
250
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-3-260C-168 HR
Samples
(Requires Login)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
30-May-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
UCD3138RGCR
VQFN
RGC
64
2000
330.0
16.4
9.3
9.3
1.5
12.0
16.0
Q2
UCD3138RGCT
VQFN
RGC
64
250
180.0
16.4
9.3
9.3
1.5
12.0
16.0
Q2
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
30-May-2012
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
UCD3138RGCR
VQFN
RGC
64
2000
346.0
346.0
33.0
UCD3138RGCT
VQFN
RGC
64
250
210.0
185.0
35.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Mobile Processors
www.ti.com/omap
Wireless Connectivity
www.ti.com/wirelessconnectivity
TI E2E Community Home Page
e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated