FAIRCHILD CD4030C

Revised January 1999
CD4030C
Quad EXCLUSIVE-OR Gate
tPHL = tPLH = 40 ns (typ.) at CL = 15 pF, 10V supply
General Description
The CD4030C EXCLUSIVE-OR gates are monolithic complementary MOS (CMOS) integrated circuits constructed
with N- and P-channel enhancement mode transistors. All
inputs are protected against static discharge with diodes to
VDD and VSS.
■ High noise immunity
Features
• Instrumentation
■ Wide supply voltage range:
■ Low power:
3.0V to 15V
100 nW (typ.)
0.45 VCC (typ.)
Applications
• Automotive
• Data terminals
• Medical electronics
• Industrial controls
• Remote metering
■ Medium speed operation:
• Computers
Ordering Code:
Order Number
Package Number
Package Description
CD4030CSJ
M14D
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4030CN
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagram
Truth Table
Pin Assignments for DIP and SOP
A
B
J
0
0
0
1
0
1
0
1
1
1
1
0
1 = HIGH Level
0 = LOW Level
© 1999 Fairchild Semiconductor Corporation
DS005961.prf
www.fairchildsemi.com
CD4030C Quad EXCLUSIVE-OR Gate
October 1987
CD4030C
Logic Diagram
www.fairchildsemi.com
2
Voltage at Any Pin (Note 2)
Lead Temperature
(Soldering, 10 seconds)
VSS −0.3V to VSS +15.5V
−40°C to +85°C
Operating Temperature Range
Note 1: “Absolute Maximum Ratings” are those values beyond which the
safety of the device cannot be guaranteed. Except for “Operating Temperature Range” they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics tables provide conditions
for actual device operation.
−65°C to +150°C
Storage Temperature Range
Power Dissipation (PD)
Dual-In-Line
700 mW
Small Outline
500 mW
Note 2: This device should not be connected to circuits with power on
because high transient voltages may cause permanent damage.
VSS +3.0V to VSS +15V
Operating VDD Range
260°C
DC Electrical Characteristics
Limits
Symbol
Parameter
−40°C
Conditions
Min
Typ
+25°C
Max
Min
+85°C
Typ
Max
Min
Typ
Units
Max
Quiescent Device
VDD = 5.0V
5.0
0.05
5.0
70
Current
VDD = 10V
10
0.1
10
140
µA
PD
Quiescent Device
VDD = 5.0V
25
0.25
25
350
µW
Dissipation Package
VDD = 10V
100
1.0
100
1,400
µW
VOL
Output Voltage
VDD = 5.0V
0.05
0
0.05
0.05
V
LOW Level
VDD = 10V
0.05
0
0.05
0.05
V
Output Voltage
VDD = 5.0V
4.95
4.95
5.0
4.95
V
HIGH Level
VDD = 10V
9.95
9.95
10
9.95
V
IL
VOH
µA
Noise Immunity
VDD = 5.0V
1.5
1.5
2.25
1.4
V
(All Inputs)
VDD = 10V
3.0
3.0
4.5
2.9
V
Noise Immunity
VDD = 5.0V
1.4
1.5
2.25
1.5
V
(All Inputs)
VDD = 10V
2.9
3.0
4.5
3.0
V
IDN
Output Drive Current
VDD = 5.0V
0.35
0.3
1.2
0.25
mA
N-Channel (Note 3)
VDD = 10V
0.7
0.6
2.4
0.5
mA
IDP
Output Drive Current
VDD = 5.0V
−0.21
−0.15
−0.6
−0.12
mA
P-Channel (Note 3)
VDD = 10 V
−0.45
−0.32
−1.3
−0.25
mA
Input Current
VI = 0V or VI = VDD
VNL
VNH
II
10
pA
Note 3: IDN and IDP are tested one output at a time.
AC Electrical Characteristics (Note 4)
Symbol
tPHL
Parameter
Propagation Delay Time
Conditions
Limits
Min
Units
Typ
Max
VDD = 5.0V
100
300
VDD = 10V
40
150
ns
VDD = 5.0V
100
300
ns
ns
tPLH
Propagation Delay Time
VDD = 10V
40
150
ns
tTHL
Transition Time
VDD = 5.0V
70
300
ns
HIGH-to-LOW Level
VDD = 10V
25
150
ns
Transition Time
VDD = 5.0V
80
300
ns
150
tTLH
CI
LOW-to-HIGH Level
VDD = 10V
30
Input Capacitance
VI = 0V or VI = VDD
5.0
ns
pF
Note 4: AC Parameters are guaranteed by DC correlated testing.
3
www.fairchildsemi.com
CD4030C
Absolute Maximum Ratings(Note 1)
CD4030C
Physical Dimensions inches (millimeters) unless otherwise noted
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M14D
www.fairchildsemi.com
4
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Package Number N14A
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
2. A critical component in any component of a life support
1. Life support devices or systems are devices or systems
device or system whose failure to perform can be reawhich, (a) are intended for surgical implant into the
sonably expected to cause the failure of the life support
body, or (b) support or sustain life, and (c) whose failure
device or system, or to affect its safety or effectiveness.
to perform when properly used in accordance with
instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
www.fairchildsemi.com
user.
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
CD4030C Quad EXCLUSIVE-OR Gate
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)