FM24V10
1Mb Serial 3V F-RAM Memory
Features
1M bit Ferroelectric Nonvolatile RAM
Organized as 131,072 x 8 bits
High Endurance 100 Trillion (1014) Read/Writes
10 year Data Retention
NoDelay™ Writes
Advanced High-Reliability Ferroelectric Process
Fast Two-wire Serial Interface
Up to 3.4 MHz maximum bus frequency
Direct hardware replacement for EEPROM
Supports legacy timing for 100 kHz & 400 kHz
Description
The FM24V10 is a 1-megabit nonvolatile memory
employing an advanced ferroelectric process. A
ferroelectric random access memory or F-RAM is
nonvolatile and performs reads and writes like a
RAM. It provides reliable data retention for 10 years
while eliminating the complexities, overhead, and
system level reliability problems caused by
EEPROM and other nonvolatile memories.
The FM24V10 performs write operations at bus
speed. No write delays are incurred. The next bus
cycle may commence immediately without the need
for data polling. In addition, the product offers write
endurance orders of magnitude higher than
EEPROM. Also, F-RAM exhibits much lower power
during writes than EEPROM since write operations
do not require an internally elevated power supply
voltage for write circuits.
Device ID and Serial Number
Device ID reads out Manufacturer ID & Part ID
Unique Serial Number (FM24VN10)
Low Voltage, Low Power Operation
Low Voltage Operation 2.0V – 3.6V
Active Current < 150 A (typ. @ 100KHz)
90 A Standby Current (typ.)
5 A Sleep Mode Current (typ.)
Industry Standard Configuration
Industrial Temperature -40 C to +85 C
8-pin “Green”/RoHS SOIC Package
available in industry standard 8-pin SOIC package
using a familiar two-wire (I2C) protocol. The
FM24VN10 is offered with a unique serial number
that is read-only and can be used to identify a board
or system. Both devices incorporate a read-only
Device ID that allows the host to determine the
manufacturer, product density, and product revision.
The devices are guaranteed over an industrial
temperature range of -40°C to +85°C.
Pin Configuration
These capabilities make the FM24V10 ideal for
nonvolatile memory applications requiring frequent
or rapid writes. Examples range from data collection
where the number of write cycles may be critical, to
demanding industrial controls where the long write
time of EEPROM can cause data loss. The
combination of features allows more frequent data
writing with less overhead for the system.
NC
A1
A2
1
8
VDD
2
7
3
6
VSS
4
5
WP
SCL
SDA
Pin Name
A1, A2
SDA
SCL
WP
VDD
VSS
Function
Device Select Address
Serial Data/address
Serial Clock
Write Protect
Supply Voltage
Ground
The FM24V10 provides substantial benefits to users
of serial EEPROM, yet these benefits are available in
a hardware drop-in replacement. The devices are
This product conforms to specifications per the terms of the Ramtron standard warranty. The product has completed Ramtron’s
internal qualification testing and has reached production status.
Cypress Semiconductor Corporation
•
Document Number: 001-84463 Rev. **
198 Champion Court
•
San Jose, CA 95134-1709 • 408-943-2600
Revised February 25, 2013
FM24V10 - 1Mb I2C FRAM
Counter
Address
Latch
16K x 64
FRAM Array
8
SDA
Serial to Parallel
Converter
Data Latch
8
SCL
WP
A1, A2
Control Logic
Device ID and
Serial Number
Figure 1. FM24V10 Block Diagram
Pin Description
Pin Name
A1, A2
Type
Input
SDA
I/O
SCL
Input
WP
Input
VDD
VSS
Supply
Supply
Pin Description
Device Select Address 1, 2: These pins are used to select one of up to 4 devices of
the same type on the same two-wire bus. To select the device, the address value on
the two pins must match the corresponding bits contained in the slave address. The
address pins are pulled down internally.
Serial Data/Address: This is a bi-directional pin for the two-wire interface. It is
open-drain and is intended to be wire-OR‟d with other devices on the two-wire bus.
The input buffer incorporates a Schmitt trigger for noise immunity and the output
driver includes slope control for falling edges. An external pull-up resistor is
required.
Serial Clock: The serial clock pin for the two-wire interface. Data is clocked out of
the part on the falling edge, and into the device on the rising edge. The SCL input
also incorporates a Schmitt trigger input for noise immunity.
Write Protect: When tied to VDD, addresses in the entire memory map will be writeprotected. When WP is connected to ground, all addresses may be written. This pin
is pulled down internally.
Supply Voltage
Ground
Document Number: 001-84463 Rev. **
Page 2 of 17
FM24V10 - 1Mb I2C FRAM
Overview
Two-wire Interface
The FM24V10 is a family of serial F-RAM memory
devices. The memory array is logically organized as a
131,072 x 8 bit memory array and is accessed using
an industry standard two-wire (I2C) interface.
Functional operation of the F-RAM is similar to
serial EEPROM. The major difference between the
FM24V10 and serial EEPROM is F-RAM‟s superior
write performance.
The FM24V10 employs a bi-directional two-wire bus
protocol using few pins or board space. Figure 2
illustrates a typical system configuration using the
FM24V10 in a microcontroller-based system. The
industry standard two-wire bus is familiar to many
users but is described in this section.
Memory Architecture
When accessing the FM24V10, the user addresses
131,072 locations each with 8 data bits. These data
bits are shifted serially. The 131,072 addresses are
accessed using the two-wire protocol, which includes
a slave address (to distinguish other non-memory
devices), a page select bit, and a 2-byte address. The
17-bit address consists of a page select bit followed
by 16-bits. The complete address of 17 bits specifies
each byte address uniquely.
The access time for memory operation is essentially
zero beyond the time needed for the serial protocol.
That is, the memory is read or written at the speed of
the two-wire bus. Unlike an EEPROM, it is not
necessary to poll the device for a ready condition
since writes occur at bus speed. That is, by the time a
new bus transaction can be shifted into the part, a
write operation will be complete. This is explained in
more detail in the interface section below.
Users expect several obvious system benefits from
the FM24V10 due to its fast write cycle and high
endurance as compared with EEPROM. However
there are less obvious benefits as well. For example
in a high noise environment, the fast-write operation
is less susceptible to corruption than an EEPROM
since it is completed quickly. By contrast, an
EEPROM requiring milliseconds to write is
vulnerable to noise during much of the cycle.
By convention, any device that is sending data onto
the bus is the transmitter while the target device for
this data is the receiver. The device that is controlling
the bus is the master. The master is responsible for
generating the clock signal for all operations. Any
device on the bus that is being controlled is a slave.
The FM24V10 always is a slave device.
The bus protocol is controlled by transition states in
the SDA and SCL signals. There are four conditions
including start, stop, data bit, or acknowledge. Figure
3 illustrates the signal conditions that specify the four
states. Detailed timing diagrams are shown in the
electrical specifications section.
VDD
Rmin = 1.1 Kohm
Rmax = tR/Cbus
Microcontroller
SDA
SCL
FM24V10
A1
A2
SDA
SCL
FM24V10
A1
A2
Figure 2. Typical System Configuration
Note that it is the user‟s responsibility to ensure that
VDD is within datasheet tolerances to prevent
incorrect operation.
Document Number: 001-84463 Rev. **
Page 3 of 17
FM24V10 - 1Mb I2C FRAM
SCL
SDA
7
6
0
Stop
(Master)
Start
Data bits
Data bit Acknowledge
(Master)
(Transmitter)
(Transmitter) (Receiver)
Figure 3. Data Transfer Protocol
Second and most common, the receiver does not
Stop Condition
acknowledge to deliberately end an operation. For
A stop condition is indicated when the bus master
example, during a read operation, the FM24V10 will
drives SDA from low to high while the SCL signal is
continue to place data onto the bus as long as the
high. All operations using the FM24V10 should end
receiver sends acknowledges (and clocks). When a
with a stop condition. If an operation is in progress
read operation is complete and no more data is
when a stop is asserted, the operation will be aborted.
needed, the receiver must not acknowledge the last
The master must have control of SDA (not a memory
byte. If the receiver acknowledges the last byte, this
read) in order to assert a stop condition.
will cause the FM24V10 to attempt to drive the bus
on the next clock while the master is sending a new
Start Condition
command such as stop.
A start condition is indicated when the bus master
Slave Address
drives SDA from high to low while the SCL signal is
high. All commands should be preceded by a start
The first byte that the FM24V10 expects after a start
condition. An operation in progress can be aborted by
condition is the slave address. As shown in Figure 4,
asserting a start condition at any time. Aborting an
the slave address contains the device type or slave
operation using the start condition will ready the
ID, the device select address bits, a page select bit,
FM24V10 for a new operation.
and a bit that specifies if the transaction is a read or a
write.
If during operation the power supply drops below the
specified VDD minimum, the system should issue a
Bits 7-4 are the device type (slave ID) and should be
start condition prior to performing another operation.
set to 1010b for the FM24V10. These bits allow other
function types to reside on the 2-wire bus within an
Data/Address Transfer
identical address range. Bits 3 and 2 are the device
All data transfers (including addresses) take place
select address bits. They must match the
while the SCL signal is high. Except under the two
corresponding value on the external address pins to
conditions described above, the SDA signal should
select the device. Up to four FM24V10 devices can
not change while SCL is high.
reside on the same two-wire bus by assigning a
different address to each. Bit 1 is the page select bit
Acknowledge
th
and is effectively the address MSB, A16. It specifies
The acknowledge takes place after the 8 data bit has
the 64K-byte block of memory that is targeted for the
been transferred in any transaction. During this state
current operation. Bit 0 is the read/write bit. R/W=1
the transmitter should release the SDA bus to allow
indicates a read operation and R/W=0 indicates a
the receiver to drive it. The receiver drives the SDA
write operation.
signal low to acknowledge receipt of the byte. If the
receiver does not drive SDA low, the condition is a
no-acknowledge and the operation is aborted.
The receiver would fail to acknowledge for two
distinct reasons. First is that a byte transfer fails. In
this case, the no-acknowledge ceases the current
operation so that the part can be addressed again.
This allows the last byte to be recovered in the event
of a communication error.
Document Number: 001-84463 Rev. **
High Speed Mode (HS-mode)
The FM24V10 supports a 3.4MHz high speed mode.
A master code (0000 1XXXb) must be issued to place
the device into high speed mode. Communication
between master and slave will then be enabled for
speeds up to 3.4MHz. A stop condition will exit HSmode. Single- and multiple-byte reads and writes are
supported. See Figures 10 and 11 for HS-mode
timings.
Page 4 of 17
FM24V10 - 1Mb I2C FRAM
Memory Operation
Device
Select
Slave ID
Page
Select
1
0
1
0
A2
A1
A16
R/W
7
6
5
4
3
2
1
0
Figure 4. Slave Address
Addressing Overview
After the FM24V10 (as receiver) acknowledges the
slave address, the master can place the memory
address on the bus for a write operation. The address
requires a 1-bit page select and two bytes. Since the
device uses 17 address bits, the page select bit is the
MSB of the address followed by the remaining 16
address bits. The complete 17-bit address is latched
internally. Each access causes the latched address
value to be incremented automatically. The current
address is the value that is held in the latch -- either a
newly written value or the address following the last
access. The current address will be held for as long as
power remains or until a new value is written. Reads
always use the current address. A random read
address can be loaded by beginning a write operation
as explained below.
After transmission of each data byte, just prior to the
acknowledge, the FM24V10 increments the internal
address latch. This allows the next sequential byte to
be accessed with no additional addressing. After the
last address (1FFFFh) is reached, the address latch
will roll over to 0000h. There is no limit to the
number of bytes that can be accessed with a single
read or write operation.
Data Transfer
After the address information has been transmitted,
data transfer between the bus master and the
FM24V10 can begin. For a read operation the
FM24V10 will place 8 data bits on the bus then wait
for an acknowledge from the master. If the
acknowledge occurs, the FM24V10 will transfer the
next sequential byte. If the acknowledge is not sent,
the FM24V10 will end the read operation. For a write
operation, the FM24V10 will accept 8 data bits from
the master then send an acknowledge. All data
transfer occurs MSB (most significant bit) first.
The FM24V10 is designed to operate in a manner
very similar to other 2-wire interface memory
products. The major differences result from the
higher performance write capability of F-RAM
technology. These improvements result in some
differences between the FM24V10 and a similar
configuration EEPROM during writes. The complete
operation for both writes and reads is explained
below.
Write Operation
All writes begin with a slave address, then a memory
address. The bus master indicates a write operation
by setting the LSB of the slave address (R/W bit) to a
„0‟. After addressing, the bus master sends each byte
of data to the memory and the memory generates an
acknowledge condition. Any number of sequential
bytes may be written. If the end of the address range
is reached internally, the address counter will wrap
from 1FFFFh to 0000h.
Unlike other nonvolatile memory technologies, there
is no effective write delay with F-RAM. Since the
read and write access times of the underlying
memory are the same, the user experiences no delay
through the bus. The entire memory cycle occurs in
less time than a single bus clock. Therefore, any
operation including read or write can occur
immediately following a write. Acknowledge polling,
a technique used with EEPROMs to determine if a
write is complete is unnecessary and will always
return a ready condition.
Internally, an actual memory write occurs after the 8th
data bit is transferred. It will be complete before the
acknowledge is sent. Therefore, if the user desires to
abort a write without altering the memory contents,
this should be done using start or stop condition prior
to the 8th data bit. The FM24V10 uses no page
buffering.
The memory array can be write-protected using the
WP pin. This feature is available only on FM24V10
and FM24VN10 devices. Setting the WP pin to a
high condition (VDD) will write-protect all addresses.
The FM24V10 will not acknowledge data bytes that
are written to protected addresses. In addition, the
address counter will not increment if writes are
attempted to these addresses. Setting WP to a low
state (VSS) will deactivate this feature. WP is pulled
down internally.
Figures 5 and 6 below illustrate a single-byte and
multiple-byte write cycles.
Document Number: 001-84463 Rev. **
Page 5 of 17
FM24V10 - 1Mb I2C FRAM
Start
By Master
S
Stop
Address & Data
Slave Address
P
0
S
A
Address MSB
By FM24V10
A
Address LSB
A
Data Byte
A
P
Acknowledge
Figure 5. Single Byte Write
Start
Stop
Address & Data
By Master
S
Slave Address
P
0
S
A
Address MSB
By FM24V10
A
Address LSB
A
Data Byte
A
Data Byte
A
P
Acknowledge
Figure 6. Multiple Byte Write
There are four ways to properly terminate a read
Read Operation
operation. Failing to properly terminate the read will
There are two basic types of read operations. They
most likely create a bus contention as the FM24V10
are current address read and selective address read. In
attempts to read out additional data onto the bus. The
a current address read, the FM24V10 uses the
four valid methods are:
internal address latch to supply the address. In a
selective read, the user performs a procedure to set
1. The bus master issues a no-acknowledge in the
the address to a specific value.
9th clock cycle and a stop in the 10th clock cycle.
This is illustrated in the diagrams below. This is
Current Address & Sequential Read
preferred.
As mentioned above the FM24V10 uses an internal
2. The bus master issues a no-acknowledge in the
latch to supply the address for a read operation. A
9th clock cycle and a start in the 10th.
current address read uses the existing value in the
3. The bus master issues a stop in the 9th clock
address latch as a starting place for the read
cycle.
operation. The system reads from the address
4. The bus master issues a start in the 9th clock
immediately following that of the last operation.
cycle.
To perform a current address read, the bus master
supplies a slave address with the LSB set to a „1‟.
This indicates that a read operation is requested.
After receiving the complete slave address, the
FM24V10 will begin shifting out data from the
current address on the next clock. The current address
is the value held in the internal address latch.
Beginning with the current address, the bus master
can read any number of bytes. Thus, a sequential read
is simply a current address read with multiple byte
transfers. After each byte the internal address counter
will be incremented.
Each time the bus master acknowledges a byte,
this indicates that the FM24V10 should read out
the next sequential byte.
Document Number: 001-84463 Rev. **
If the internal address reaches 1FFFFh, it will wrap
around to 0000h on the next read cycle. Figures 7 and
8 below show the proper operation for current
address reads.
Selective (Random) Read
There is a simple technique that allows a user to
select a random address location as the starting point
for a read operation. This involves using the first
three bytes of a write operation to set the internal
address followed by subsequent read operations.
To perform a selective read, the bus master sends out
the slave address with the LSB set to 0. This specifies
a write operation. According to the write protocol,
the bus master then sends the address bytes that are
loaded into the internal address latch. After the
FM24V10 acknowledges the address, the bus master
Page 6 of 17
FM24V10 - 1Mb I2C FRAM
be issued with the slave address LSB set to a „1‟. The
operation is now a current address read.
issues a start condition. This simultaneously aborts
the write operation and allows the read command to
Start
By Master
No
Acknowledge
Address
Stop
S
Slave Address X 1 A
By FM24V10
Data Byte
Acknowledge
1
P
Data
Figure 7. Current Address Read
Start
By Master
Address
No
Acknowledge
Acknowledge
Stop
S
X 1 A
Slave Address
By FM24V10
Data Byte
A
Acknowledge
Data Byte
1 P
Data
Figure 8. Sequential Read
Start
Address
By Master
Start
No
Acknowledge
Address
Stop
S
P
0
S
Slave Address
A
Address MSB
A
Address LSB
By FM24V10
A
S
Slave Address X 1 A
Data Byte
1 P
Data
Acknowledge
Figure 9. Selective (Random) Read
Start
Start &
Enter HS-mode Address
HS-mode command
By Master
S
0
0
0
0
1
X
X
By FM24V10
X
1
S
No
Acknowledge
Stop &
Exit HS-mode
Slave Address X 1 A
No
Acknowledge
Data Byte
1
P
Data
Acknowledge
Figure 10. HS-mode Current Address Read
Start
Start &
Enter HS-mode
HS-mode command
By Master
S
0
0
0
0
1
X
X
By FM24V10
X
1
S
Slave Address
Stop &
Exit HS-mode
Address & Data
P
0 A
S
Address MSB
No
Acknowledge
A
Address LSB
A
Data Byte
A P
Acknowledge
Figure 11. HS-mode Byte Write
Document Number: 001-84463 Rev. **
Page 7 of 17
FM24V10 - 1Mb I2C FRAM
Sleep Mode
A low power mode called Sleep Mode is
implemented on both FM24V10 and FM24VN10
devices. The device will enter this low power state
when the Sleep command 0x86 is clocked-in. Sleep
Mode entry can be entered as follows:
1.
2.
3.
The master sends a START command.
The master sends Reserved Slave ID 0xF8
The master sends the I2C-bus slave address of
the slave device it needs to identify. The last
two bits are „Don‟t care‟ values (Page Select
and R/W bits). Only one device must
acknowledge this byte (the one that has the
I2C-bus slave address).
4.
5.
6.
7.
The master sends a Re-START command.
The master sends Reserved Slave ID 0x86
The FM24V10 sends an ACK.
The master sends STOP to ensure the device
enters sleep mode.
Once in sleep mode, the device draws IZZ current, but
the device continues to monitor the I2C pins. Once
the master sends a Slave Address that the FM24V10
identifies, it will “wakeup” and be ready for normal
operation within tREC (400 s max.). As an alternative
method of determining when the device is ready, the
master can send read or write commands and look for
an ACK. While the device is waking up, it will
NACK the master until it is ready.
Start
Address
By Master
S
Rsvd Slave ID (F8)
By FM24V10
A
Start
Slave Address X X A
S
Address
Rsvd Slave ID (86)
Stop
A
P
Acknowledge
Figure 12. Sleep Mode Entry
Document Number: 001-84463 Rev. **
Page 8 of 17
FM24V10 - 1Mb I2C FRAM
4.
5.
6.
Device ID
The FM24V10 and FM24VN10 devices incorporate a
means of identifying the device by providing three
bytes of data, which are manufacturer, product ID,
and die revision. The Device ID is read-only. It can
be accessed as follows:
1.
2.
3.
The master sends a Re-START command.
The master sends Reserved Slave ID 0xF9
The Device ID Read can be done, starting
with the 12 manufacturer bits, followed by
the 9 part identification bits, and then the 3
die revision bits.
The master ends the Device ID read
sequence by NACKing the last byte, thus
resetting the slave device state machine and
allowing the master to send the STOP
command.
7.
The master sends a START command.
The master sends Reserved Slave ID 0xF8
The master sends the I2C-bus slave address
of the slave device it needs to identify. The
last two bits are „Don‟t care‟ values (Page
Select and R/W bits). Only one device must
acknowledge this byte (the one that has the
I2C-bus slave address).
Note: The reading of the Device ID can be stopped
anytime by sending a NACK command.
Start
Address
By Master
No
Acknowledge
Acknowledge
Address
Start
Stop
S
Rsvd Slave ID (F8)
A
Slave Address X X A
By FM24V10
S
Rsvd Slave ID (F9)
A
Data Byte
A
Data Byte
A
Data Byte
1
Data
Acknowledge
Figure 13. Read Device ID
Manufacturer ID
11
10
9
8
7
6
5
4
Product ID
3
2
1
0
8
Ramtron
0
0
0
0
0
0
0
7
6
5
4
Density
0
0
1
0
0
0
1
0
3
Die Rev.
2
1
0
2
1
0
0
0
0
0
Variation
0
N
0
0
0
Figure 14. Manufacturer and Product ID
Density: 01h=128Kb, 02h=256Kb, 03h=512Kb, 04=1Mb
Variation: Product ID bit 4 = S/N, Product ID bit 0 = reserved
The 3-byte hex code for an FM24V10 will be:
The 3-byte hex code for an FM24VN10 will be:
Document Number: 001-84463 Rev. **
0x00 0x44 0x00
0x00 0x44 0x80
Page 9 of 17
P
FM24V10 - 1Mb I2C FRAM
5.
Unique Serial Number (FM24VN10 only)
The FM24VN10 device also incorporates a read-only
8-byte serial number. It can be used to uniquely
identify a pc board or system. The serial number
includes a 40-bit unique number, an 8-bit CRC, and a
16-bit number that can be defined upon request by
the customer. If a customer-specific number is not
requested, the 16-bit Customer Identifier is 0x0000.
The 8 bytes of data are accessed via a Slave Address
sequence similar to the Device ID. The serial number
can be read by the system as follows:
1.
2.
3.
6.
The 8-bit CRC value can be used to compare to the
value calculated by the controller. If the two values
match, then the communication between slave and
master was performed without errors. The function
(shown below) is used to calculate the CRC value.
To perform the calculation, 7 bytes of data are
filled into a memory buffer in the same order as
they are read from the part – i.e. byte7, byte6,
byte5, byte4, byte3, byte2, byte1 of the serial
number. The calculation is performed on the 7
bytes, and the result should match the final byte out
from the part which is byte0, the 8-bit CRC value.
The master sends a START command
The master sends Reserved Slave ID 0xF8
The master sends the I2C-bus slave address of
the slave device it needs to identify. The last
two bits are „Don‟t care‟ values. Only one
device must acknowledge this byte (the one
that has the I2C-bus slave address).
The master sends a Re-START command
4.
CUSTOMER IDENTIFIER *
The master sends Reserved Slave ID 0xCD to
read the serial number.
The master ends the serial number read
sequence by NACKing the last byte, thus
resetting the slave device state machine and
allowing the master to send the STOP
command.
40-bit UNIQUE NUMBER
SN(63:56)
SN(55:48)
SN(47:40)
SN(39:32)
SN(31:24)
* Contact factory for requesting a customer identifier number.
8-bit CRC
SN(23:16)
SN(15:8)
SN(7:0)
Figure 15. 8-Byte Serial Number (read-only)
Start
Address
By Master
Address
Start
No
Acknowledge
Acknowledge
Stop
S
Rsvd Slave ID (F8)
A
Slave Address
By FM24VN10
X X A
S
Rsvd Slave ID (CD)
A
Data Byte 7
Acknowledge
A
A
Data Byte 0
1
P
Data
Figure 16. Read Serial Number
Function to Calculate CRC
BYTE calcCRC8( BYTE* pData, int nBytes )
{
static BYTE crctable[256] = {
0x00, 0x07, 0x0E, 0x09, 0x1C, 0x1B,
0x38, 0x3F, 0x36, 0x31, 0x24, 0x23,
0x70, 0x77, 0x7E, 0x79, 0x6C, 0x6B,
0x48, 0x4F, 0x46, 0x41, 0x54, 0x53,
0xE0, 0xE7, 0xEE, 0xE9, 0xFC, 0xFB,
0xD8, 0xDF, 0xD6, 0xD1, 0xC4, 0xC3,
0x90, 0x97, 0x9E, 0x99, 0x8C, 0x8B,
0xA8, 0xAF, 0xA6, 0xA1, 0xB4, 0xB3,
0xC7, 0xC0, 0xC9, 0xCE, 0xDB, 0xDC,
0xFF, 0xF8, 0xF1, 0xF6, 0xE3, 0xE4,
0xB7, 0xB0, 0xB9, 0xBE, 0xAB, 0xAC,
0x8F, 0x88, 0x81, 0x86, 0x93, 0x94,
0x27, 0x20, 0x29, 0x2E, 0x3B, 0x3C,
0x1F, 0x18, 0x11, 0x16, 0x03, 0x04,
0x57, 0x50, 0x59, 0x5E, 0x4B, 0x4C,
0x6F, 0x68, 0x61, 0x66, 0x73, 0x74,
0x89, 0x8E, 0x87, 0x80, 0x95, 0x92,
Document Number: 001-84463 Rev. **
0x12,
0x2A,
0x62,
0x5A,
0xF2,
0xCA,
0x82,
0xBA,
0xD5,
0xED,
0xA5,
0x9D,
0x35,
0x0D,
0x45,
0x7D,
0x9B,
0x15,
0x2D,
0x65,
0x5D,
0xF5,
0xCD,
0x85,
0xBD,
0xD2,
0xEA,
0xA2,
0x9A,
0x32,
0x0A,
0x42,
0x7A,
0x9C,
Page 10 of 17
FM24V10 - 1Mb I2C FRAM
0xB1,
0xF9,
0xC1,
0x69,
0x51,
0x19,
0x21,
0x4E,
0x76,
0x3E,
0x06,
0xAE,
0x96,
0xDE,
0xE6,
0xB6,
0xFE,
0xC6,
0x6E,
0x56,
0x1E,
0x26,
0x49,
0x71,
0x39,
0x01,
0xA9,
0x91,
0xD9,
0xE1,
0xBF,
0xF7,
0xCF,
0x67,
0x5F,
0x17,
0x2F,
0x40,
0x78,
0x30,
0x08,
0xA0,
0x98,
0xD0,
0xE8,
0xB8,
0xF0,
0xC8,
0x60,
0x58,
0x10,
0x28,
0x47,
0x7F,
0x37,
0x0F,
0xA7,
0x9F,
0xD7,
0xEF,
0xAD,
0xE5,
0xDD,
0x75,
0x4D,
0x05,
0x3D,
0x52,
0x6A,
0x22,
0x1A,
0xB2,
0x8A,
0xC2,
0xFA,
0xAA,
0xE2,
0xDA,
0x72,
0x4A,
0x02,
0x3A,
0x55,
0x6D,
0x25,
0x1D,
0xB5,
0x8D,
0xC5,
0xFD,
0xA3,
0xEB,
0xD3,
0x7B,
0x43,
0x0B,
0x33,
0x5C,
0x64,
0x2C,
0x14,
0xBC,
0x84,
0xCC,
0xF4,
0xA4,
0xEC,
0xD4,
0x7C,
0x44,
0x0C,
0x34,
0x5B,
0x63,
0x2B,
0x13,
0xBB,
0x83,
0xCB,
0xF3
};
BYTE crc = 0;
while( nBytes-- ) crc = crctable[crc ^ *pData++];
return crc;
}
Document Number: 001-84463 Rev. **
Page 11 of 17
FM24V10 - 1Mb I2C FRAM
Electrical Specifications
Absolute Maximum Ratings
Symbol
Description
VDD
Power Supply Voltage with respect to VSS
VIN
Voltage on any pin with respect to VSS
TSTG
TLEAD
VESD
Storage Temperature
Lead Temperature (Soldering, 10 seconds)
Electrostatic Discharge Voltage
- Human Body Model (AEC-Q100-002 Rev. E)
- Charged Device Model (AEC-Q100-011 Rev. B)
- Machine Model (AEC-Q100-003 Rev. E)
Package Moisture Sensitivity Level
Ratings
-1.0V to +4.5V
-1.0V to +4.5V
and VIN < VDD+1.0V *
-55 C to +125 C
260 C
2.5kV
1.25kV
200V
MSL-1
* Exception: The “VIN < VDD+1.0V” restriction does not apply to the SCL and SDA inputs.
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating
only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this
specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
DC Operating Conditions (TA = -40 C to + 85 C, VDD =2.0V to 3.6V unless otherwise specified)
Symbol Parameter
Min
Typ
Max
Units
VDD
Main Power Supply
2.0
3.3
3.6
V
IDD
VDD Supply Current
@ SCL = 100 kHz
175
A
@ SCL = 1 MHz
400
A
@ SCL = 3.4 MHz
1000
A
ISB
Standby Current
90
150
A
IZZ
Sleep Mode Current
5
8
A
ILI
Input Leakage Current
±1
A
ILO
Output Leakage Current
±1
A
VIL
Input Low Voltage
-0.3
0.3 VDD
V
VIH
Input High Voltage
0.7 VDD
VDD + 0.3
V
VOL1
Output Low Voltage (IOL = 2 mA, VDD ≥ 2.7V)
0.4
V
VOL2
Output Low Voltage (IOL = 150 A)
0.2
V
RIN
Address Input Resistance (WP, A2-A1)
For VIN = VIL (max)
50
K
For VIN = VIH (min)
1
M
Notes
1
2
2
3
3
4
Notes
1. SCL toggling between VDD-0.2V and VSS, other inputs VSS or VDD-0.2V.
2. SCL = SDA = VDD. All inputs VSS or VDD. Stop command issued.
3. VIN or VOUT = VSS to VDD. Does not apply to WP, A2-A1 pins.
4. The input pull-down circuit is stronger (50K ) when the input voltage is below VIL and weak (1M ) when the input voltage
is above VIH.
Document Number: 001-84463 Rev. **
Page 12 of 17
FM24V10 - 1Mb I2C FRAM
AC Parameters (TA = -40 C to + 85 C, VDD =2.0V to 3.6V unless otherwise specified)
F/S-mode
HS-mode
(CL<500pF)
(CL<100pF)
Symbol Parameter
Min
Max
Min
Max
fSCL
SCL Clock Frequency
0
1.0
0
3.4
tLOW
Clock Low Period
500
160
tHIGH
Clock High Period
260
60
tAA
SCL Low to SDA Data Out Valid
450
130
tBUF
tHD:STA
tSU:STA
tHD:DAT
tSU:DAT
tR
tF
tSU:STO
tDH
tSP
Bus Free Before New Transmission
Start Condition Hold Time
Start Condition Setup for Repeated Start
Data In Hold
Data In Setup
Input Rise Time
Input Fall Time
Stop Condition Setup
Data Output Hold (from SCL @ V IL)
Noise Suppression Time Constant on SCL, SDA
0.5
260
260
0
50
0.3
160
160
0
10
120
120
80
80
260
0
160
0
50
5
Units
MHz
ns
ns
ns
s
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes
1
3
2
2
Notes: All SCL specifications as well as start and stop conditions apply to both read and write operations.
1. The speed-related specifications are guaranteed characteristic points along a continuous curve of operation from DC to fSCL
(max).
2. This parameter is periodically sampled and not 100% tested.
3. In HS-mode and VDD < 2.7V, the tSU:DAT (min.) spec is 15ns.
Capacitance (TA = 25 C, f=1.0 MHz, VDD = 3.3V)
Symbol Parameter
CI/O
Input/Output Capacitance (SDA)
CIN
Input Capacitance
Min
-
Max
8
6
Units
pF
pF
Notes
1
1
Notes
1.
This parameter is periodically sampled and not 100% tested.
Power Cycle Timing (TA = -40 C to +85 C, VDD = 2.0V to 3.6V)
Symbol Parameter
tVR
VDD Rise Time
tVF
VDD Fall Time
tPU
Power Up (VDD min) to First Access (Start condition)
tPD
Last Access (Stop condition) to Power Down (VDD min)
tREC
Recovery Time from Sleep Mode
Notes
1.
2.
Min
50
100
250
0
-
Max
400
Units
s/V
s/V
s
s
s
Notes
1,2
1,2
This parameter is characterized and not 100% tested.
Slope measured at any point on VDD waveform.
Power Cycle Timing
tVR
VDD
tVF
VDD min.
tPD
tPU
Access Allowed
Document Number: 001-84463 Rev. **
Page 13 of 17
FM24V10 - 1Mb I2C FRAM
AC Test Conditions
Input Pulse Levels
Input rise and fall times
Input and output timing levels
Equivalent AC Test Load Circuit
0.1 VDD to 0.9 VDD
10 ns
0.5 VDD
3.6V
1.8 Kohm
Output
Diagram Notes
All start and stop timing parameters apply to both read and write cycles.
Clock specifications are identical for read and write cycles. Write timing
parameters apply to slave address, word address, and write data bits.
Functional relationships are illustrated in the relevant datasheet sections.
These diagrams illustrate the timing parameters only.
100 pF
Read Bus Timing
tR
`
tF
t HIGH
t SP
t LOW
t SP
SCL
t SU:SDA
1/fSCL
t BUF
t HD:DAT
t SU:DAT
SDA
t DH
t AA
Stop Start
Start
Acknowledge
Write Bus Timing
t HD:DAT
SCL
t HD:STA
t SU:STO
t SU:DAT
t AA
SDA
Start
Data Retention (TA = -40 C to +85 C)
Parameter
Data Retention
Document Number: 001-84463 Rev. **
Stop Start
Min
10
Acknowledge
Max
-
Units
Years
Notes
Page 14 of 17
FM24V10 - 1Mb I2C FRAM
Mechanical Drawing
8-pin SOIC (JEDEC Standard MS-012 variation AA)
Recommended PCB Footprint
7.70
3.90 ±0.10
3.70
6.00 ±0.20
2.00
0.65
1.27
Pin 1
4.90 ±0.10
1.27
0.33
0.51
0.25
0.50
1.35
1.75
0.10
0.25
0.19
0.25
45
0.10 mm
0-8
0.40
1.27
Refer to JEDEC MS-012 for complete dimensions and notes.
All dimensions in millimeters.
SOIC Package Marking Scheme
XXXXXX-P
RLLLLLLL
RICYYWW
Legend:
XXXXX= part number, P=package type
R=rev code, LLLLLLL= lot code
RIC=Ramtron Int‟l Corp, YY=year, WW=work week
Example: FM24V10, “Green”/RoHS SOIC package,
Rev. A, Lot 9646447, Year 2010, Work Week 11
Without S/N feature
FM24V10-G
A9646447
RIC1011
Document Number: 001-84463 Rev. **
With S/N feature
FM24VN10-G
A9646447
RIC1011
Page 15 of 17
FM24V10 - 1Mb I2C FRAM
Revision History
Revision
1.0
1.1
2.0
Date
8/22/2008
2/2/2009
5/25/2010
3.0
1/30/2012
Summary
Initial Release
Added tape and reel ordering information.
Changed to Pre-Production status. Updated ESD ratings. Changed part
marking scheme. Expanded CRC check description.
Changed to Production status.
Ordering Information
Part Number
Features
FM24V10-G
FM24VN10-G
FM24V10-GTR
Device ID
Device ID, S/N
Device ID
Operating
Voltage
2.0-3.6V
2.0-3.6V
2.0-3.6V
FM24VN10-GTR
Device ID, S/N
2.0-3.6V
Package
8-pin “Green”/RoHS SOIC
8-pin “Green”/RoHS SOIC
8-pin “Green”/RoHS SOIC,
Tape & Reel
8-pin “Green”/RoHS SOIC,
Tape & Reel
Document History
Document Title: FM24V10 1Mb Serial 3V F-RAM Memory
Document Number: 001-84463
Revision
ECN
Orig. of
Change
Submission
Date
**
3902204
GVCH
02/25/2013
Document Number: 001-84463 Rev. **
Description of Change
New Spec
Page 16 of 17
FM24V10 - 1Mb I2C FRAM
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors.
To find the office closest to you, visit us at Cypress Locations.
Products
PSoC® Solutions
Automotive
cypress.com/go/automotive
Clocks & Buffers
cypress.com/go/clocks
Interface
cypress.com/go/interface
Lighting & Power Control
cypress.com/go/powerpsoc
cypress.com/go/plc
Memory
cypress.com/go/memory
PSoC
cypress.com/go/psoc
Technical Support
Touch Sensing
cypress.com/go/touch
cypress.com/go/support
USB Controllers
cypress.com/go/usb
psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 5
Cypress Developer Community
Community | Forums | Blogs | Video | Training
RAMTRON is a registered trademark and NoDelay™ is a trademark of Cypress Semiconductor Corp. All other trademarks or registered
trademarks referenced herein are the property of their respective owners.
© Cypress Semiconductor Corporation, 2011-2013. The information contained herein is subject to change without notice. Cypress
Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor
does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life
support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore,
Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably
be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the
manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to
worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby
grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the
Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product
to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification,
translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission
of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL,
INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume
any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as
critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the
user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in
doing so indemnifies Cypress against all charges.
Use may be limited by and subject to the applicable Cypress software license agreement.
Document Number: 001-84463 Rev. **
Page 17 of 17