STMICROELECTRONICS L4987CPT120

L4987
SERIES

VERY LOW DROP VOLTAGE REGULATORS
WITH INHIBIT AND DROPOUT CONTROL FLAG
■
■
■
■
■
■
■
■
■
■
VERY LOW DROPOUT VOLTAGE (0.25V
TYP.)
DROPOUT CONTROL FLAG
VERY LOW QUIESCENT CURRENT
(TYP. 90 µA IN OFF MODE, 500µA IN ON
MODE)
OUTPUT CURRENT UP TO 200 mA
LOGIC-CONTROLLED ELECTRONIC
SHUTDOWN
OUTPUT VOLTAGES OF 3V, 5V 8.7V 12V
INTERNAL CURRENT AND THERMAL LIMIT
ONLY 2.2µF FOR STABILITY
AVAILABLEIN ± 2% SELECTION AT 25 oC
SUPPLY VOLTAGE REJECTION: 70 dB (TYP.)
DESCRIPTION
The L4987 is a very low drop regulator available
in PPAK. The very low drop-voltage (0.5V Max at
200 mA) and the very low quiescent current make
it particularly suitable for low noise, low power
applications, and in battey powered systems. The
input dump protection up to 40V makes it ideal for
automotive applications. a shutdown Logic
Control function is available (pin2, TTL
compatible). This means that when the device is
used as a local regulator, it is possible to put a
PPAK
part of the boad in standby, decreasing the total
power consumption. The regulator employs an
output pin (open collector) providing a logic signal
when the pass transistor is in saturation at low
input voltage, this signal can be used to prevent
the pop-up phenomenon in the car radio. In
battery powered systems (the cellular phone,
notebook) it is possible to use the flag to monitor
the battery charge status through the dropout of
the regulator.
SCHEMATIC DIAGRAM
October 1998
1/11
L4987 SERIES
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Vi
DC Input Voltage
Io
Value
Unit
40
V
Output Current
Internally limited
mA
P tot
Power Dissipation
Internally limited
mW
T st g
Storage Temperature Range
- 40 to 150
o
C
T op
Operating Junction Temperature Range
- 40 to 125
o
C
Absolute Maximum Rating are those values beyond wich damage to the device may occur. Functional operation under these conditions is
not implied.
THERMAL DATA
Symbol
Parameter
DPAK/PPAK
R thj- ca se Thermal Resistance Junction-case
R thj- amb Thermal Resistance Junction-ambient
8
100
CONNECTION DIAGRAM (top view)
ORDERING NUMBERS
Type
L4987CPT30 (*)
L4987CPT50 (*)
L4987CPT87 (*)
L4987CPT120 (*)
(*) Available even in tape & reel
2/11
Output Voltage
3 V
5 V
8.7 V
12 V
Unit
o
o
C/W
C/W
L4987 SERIES
ELECTRICAL CHARACTERISTICS FOR L4987CPT30 (refer to the test circuits, VI = 6 V,
IOUT = 5 mA, Tj = 25 oC, Ci = 0.1 µF, Co = 2.2 µF unless otherwise specified)
Symbol
Min.
Typ.
Max.
Unit
Vo
Output Voltage
Parameter
Io = 200 mA, Vi = 6 V
Io = 200 mA, Vi = 6 V -40<TJ<125 oC
Test Conditions
2.94
2.88
3
3.06
3.12
V
V
Vi
Operating Input Voltage
Io = 200 mA
3.62
18
V
2.4
14
mV
3
20
mV
I o ut
Output Current Limit
∆V o
Line Regulation
Vi = 4.3 to 18 V, Io = 0.5 mA
∆V o
Load Regulation
Vi = 4.1 V
Quiescent Current
ON MODE
Vi = 4.3 to 18 V Io = 0 mA
Vi = 4.3 to 18 V Io = 200 mA
0.7
1.5
1
6
mA
mA
OFF MODE Vi = 12 V
90
180
µA
Io = 5 mA Vi = 5.3 V ± 1V
f = 120 Hz
f = 1 KHz
f = 10 KHz
80
75
60
Id
SVR
Vd
V il
V ih
Ii
Supply Voltage Rejection
Dropout Voltage
Control Input Logic Low
Control Input Logic High
250
Io = 200 mA
Io = 200 mA
Io = 0.5 to 200 mA
A
0.25
o
-40 < TJ < 125 C
-40 < TJ < 125 oC
o
-40 < TJ < 125 C
dB
dB
dB
0.5
0.7
V
V
0.8
V
2
Control Input Current
CO
Output Bypass Capacitance
ESR = 0.5 to 10 Ω Io = 0 to 200 mA
-40 < TJ < 125 oC
V fl
Control Flag Output Low
Vi - Vo < Vcesat power,
Io = 200 mA
I fh
Control Flag Output High
Leakage Current
Vi > 3.62 V
Ifl = 6 mA
Voh = 15 V
2
V
10
µA
10
µF
0.5
V
10
µA
3/11
L4987 SERIES
ELECTRICAL CHARACTERISTICS FOR L4987CPT50 (refer to the test circuits, VI = 8 V,
IOUT = 5mA, Tj = 25 oC, Ci = 0.1 µF, Co = 2.2 µF unless otherwise specified)
Symbol
Min.
Typ.
Max.
Unit
Vo
Output Voltage
Parameter
Io = 200 mA, Vi = 8 V
Io = 200 mA, Vi = 8 V -40<TJ<125 oC
Test Conditions
4.9
4.8
5
5.1
5.2
V
V
Vi
Operating Input Voltage
Io = 200 mA
5.7
18
V
I o ut
Output Current Limit
∆V o
Line Regulation
Vi = 6.3 to 18 V, Io = 0.5 mA
3
20
mV
∆V o
Load Regulation
Vi = 3.6 V
3
20
mV
Quiescent Current
ON MODE
Vi = 6.3 to 18 V Io = 0 mA
Vi = 6.3 to 18 V Io = 200 mA
0.7
1.5
1
6
mA
mA
OFF MODE Vi = 12 V
90
180
µA
Io = 5 mA Vi = 7.3 V ± 1V
f = 120 Hz
f = 1 KHz
f = 10 KHz
76
71
58
Id
SVR
Vd
V il
V ih
Ii
Supply Voltage Rejection
Dropout Voltage
Control Input Logic Low
Control Input Logic High
250
Io = 200 mA
Io = 200 mA
Io = 0.5 to 200 mA
0.3
o
-40 < TJ < 125 C
-40 < TJ < 125 oC
o
-40 < TJ < 125 C
dB
dB
dB
0.5
0.7
V
V
0.8
V
2
Control Input Current
CO
Output Bypass Capacitance
ESR = 0.5 to 10 Ω Io = 0 to 200 mA
-40 < TJ < 125 oC
V fl
Control Flag Output Low
Vi - Vo < Vcesat power,
Io = 200 mA
I fh
Control Flag Output High
Leakage Current
Vi > 5.85 V
4/11
A
Ifl = 6 mA
Voh = 15 V
2
V
10
µA
10
µF
0.5
V
10
µA
L4987 SERIES
ELECTRICAL CHARACTERISTICS FOR L4987CPT87 (refer to the test circuits, VI = 11.7V,
IOUT = 5mA, Tj = 25 oC, Ci = 0.1 µF, Co = 2.2 µF unless otherwise specified)
Symbol
Test Conditions
Min.
Typ.
Max.
Unit
Vo
Output Voltage
Parameter
Io = 200 mA, Vi =11.7 V
Io = 200 mA, Vi =11.7 V -40<TJ<125oC
8.526
8.35
8.7
8.874
9.05
V
V
Vi
Operating Input Voltage
Io = 200 mA
9.55
18
V
I o ut
Output Current Limit
∆V o
Line Regulation
Vi = 10 to 18 V, Io = 0.5 mA
4
24
mV
∆V o
Load Regulation
Vi = 10 V
3
20
mV
Quiescent Current
ON MODE
Vi = 10 to 18 V Io = 0 mA
Vi = 10 to 18 V Io = 200 mA
0.5
3
1
6
mA
mA
OFF MODE Vi = 12 V
90
180
µA
Io = 5 mA Vi = 11 V ± 1V
f = 120 Hz
f = 1 KHz
f = 10 KHz
71
68
55
Id
SVR
Vd
V il
V ih
Ii
Supply Voltage Rejection
Dropout Voltage
Control Input Logic Low
Control Input Logic High
250
Io = 200 mA
Io = 200 mA
Io = 0.5 to 200 mA
A
0.3
o
-40 < TJ < 125 C
-40 < TJ < 125 oC
o
-40 < TJ < 125 C
dB
dB
dB
0.5
0.7
V
V
0.8
V
2
Control Input Current
CO
Output Bypass Capacitance
ESR = 0.5 to 10 Ω Io = 0 to 200 mA
-40 < TJ < 125 oC
V fl
Control Flag Output Low
Vi - Vo < Vcesat power,
Io = 200 mA
I fh
Control Flag Output High
Leakage Current
Vi > 9.55 V
Ifl = 6 mA
Voh = 15 V
2
V
10
µA
10
µF
0.5
V
10
µA
5/11
L4987 SERIES
ELECTRICAL CHARACTERISTICS FOR L4987CPT120(refer to the test circuits, V I = 15V,
IOUT = 5mA, Tj = 25 oC, Ci = 0.1 µF, Co = 2.2 µF unless otherwise specified)
Symbol
Min.
Typ.
Max.
Unit
Vo
Output Voltage
Parameter
Io = 200 mA, Vi =15 V
Io = 200 mA, Vi =15 V -40<TJ<125oC
Test Conditions
11.76
11.52
12
8.874
9.05
V
V
Vi
Operating Input Voltage
Io = 200 mA
12.75
18
V
I o ut
Output Current Limit
∆V o
Line Regulation
Vi = 13.5 to 18 V, Io = 0.5 mA
5
30
mV
∆V o
Load Regulation
Vi = 13.5 V
3
20
mV
Quiescent Current
ON MODE
Vi = 13.5 to 18 V Io = 0 mA
Vi = 13.5 to 18 V Io = 200 mA
0.5
3
1
6
mA
mA
OFF MODE Vi = 12 V
90
180
µA
Io = 5 mA Vi = 14.5 V ± 1V
f = 120 Hz
f = 1 KHz
f = 10 KHz
67
64
51
Id
SVR
Vd
V il
V ih
Ii
Supply Voltage Rejection
Dropout Voltage
Control Input Logic Low
Control Input Logic High
250
Io = 200 mA
Io = 200 mA
Io = 0.5 to 200 mA
0.3
o
-40 < TJ < 125 C
-40 < TJ < 125 oC
o
-40 < TJ < 125 C
dB
dB
dB
0.5
0.7
V
V
0.8
V
2
Control Input Current
CO
Output Bypass Capacitance
ESR = 0.5 to 10 Ω Io = 0 to 200 mA
-40 < TJ < 125 oC
V fl
Control Flag Output Low
Vi - Vo < Vcesat power,
Io = 200 mA
I fh
Control Flag Output High
Leakage Current
Vi > 12.75 V
6/11
A
Ifl = 6 mA
Voh = 15 V
2
V
10
µA
10
µF
0.5
V
10
µA
L4987 SERIES
TYPICAL PERFORMANCE CHARACTERISTICS (unless otherwise specified TJ=25oC, CIN=COUT=1µF)
Output and Flag Voltage vs Input Voltage
Output Voltage vs Input Voltage
Output and Flag Voltage vs Input Voltage
Output Voltage vs Input Voltage
Output and Flag Voltage vs Input Voltage
Output Voltage vs Input Voltage
7/11
L4987 SERIES
APPLICATION HINT OF L4987CPT30
How to use the control flag
The flag produces a logic ”low” whenever the
output fall out out of regulation. An ”out of
regulation condition can result from:
1) Low Input Voltage (VIN ≤ VOUT + VDROP)
2) Curent Limiting
3) Thermal Limiting
Figure 1 to 2 show the typical behaviour of the
output voltage and the control flag versus the
input voltage and the temperatre. No hysteresis is
implemented; so the response of VOUT and VFLAG
are the same either when the VIN ramps up or
down.
The control flag is an open collector which
requires an external pull-up resistor. This may be
connected to the regulator output (Figure 3) or
some other supply voltage (Figure 4).
Using the regulator output prevents an invalid
”high” on the flag which occurs if it is pulled up to
an external voltage while the regulator input
voltage is reduced below about 2V (Figue 5).
Concerning the pull-up resistor its value must be
properly chosen as suggested below. When ”low”
as it is possible to see in figure 6 the control flag
voltage is:
VFLAG(LOW) = VCE = 0.5 = VSUPPLY - RPULL x IFL
VSUPPLY is chosen by design and, thus is known,
while IFL must be at maximum 10mA. Then
0.5V ≥ VSUPPLY - RPULL x 10mA
The minimum value of RPULL, is, so, determined
by the following equation:
0.5
RPULL(min) ≥ VSUPPLY 10 mA
Regarding the maximum value of RPULL note that
its value depends of the type of logic used
(CMOS, TTL etc.), the transistor leackage current
and the presence or not of a load on VFLAG.
The following example shows how to determine
the RPULL max in the case of CMOS logic, no
load and 10µA (for L4978 it is the maximum value
of IFH) of control flag leakage current.
Becaause of CMOS logic:
2
VFLAG(HIGH) ≥ VSUPPLY
3
But:
2
VFLAG(HIGH) = VSUPPLY - RPULL x IFH ≥ VSUPPLY
3
so, the maximum value is determined by the
following equation:
1
VSUPPLY
3
RPULL(MAX) ≤
10 A
Figure 1: Output and Flag Voltage vs Input
Figure 2: Flag Voltage vs Input
8/11
L4987 SERIES
Figure 3: Test Circuit
Figure 4: Test Circuit
Figure 5: Output and Flag Voltage vs Input
Figure 6: Equivalent Output Circuit
9/11
L4987 SERIES
PPAK MECHANICAL DATA
mm
DIM.
MIN.
TYP.
inch
MAX.
MIN.
TYP.
MAX.
A
2.2
2.4
0.086
0.094
A1
0.9
1.1
0.035
0.043
A2
0.03
0.23
0.001
0.009
B
0.4
0.6
0.015
0.023
B2
5.2
5.4
0.204
0.212
C
0.45
0.6
0.017
0.023
C2
0.48
0.6
0.019
0.023
D
6
6.2
0.236
0.244
E
6.4
6.6
0.252
0.260
G
4.9
5.25
0.193
0.206
G1
2.38
2.7
0.093
0.106
H
9.35
10.1
0.368
0.397
L2
L4
0.8
0.6
1
1
0.031
0.023
0.039
0.039
0078180/B
10/11
L4987 SERIES
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
 1998 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
http://www.st.com
.
11/11