MOTOROLA MC68HC08AZ16

MC68HC08AZ0
MC68HC08AZ16
MC68HC08AZ24
MC68HC08AZ32
MC68HC08AZ60
D
O
PY
R
AF
T
C
O
D
PY
R
AF
T
C
O
PY
MC68HC08AZ32/D
D
R
AF
T
C
HCMOS Microcontroller Unit
TECHNICAL DATA
List of Sections
List of Sections
List of Sections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Table of Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
RAM. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
EEPROM. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Central Processor Unit (CPU) . . . . . . . . . . . . . . . . . . . . . 53
System Integration Module (SIM). . . . . . . . . . . . . . . . . . 71
Clock Generator Module (CGM). . . . . . . . . . . . . . . . . . 95
Mask Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125
Break Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129
Monitor ROM (MON) . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
Computer Operating Properly Module (COP) . . . . . . 149
Low-Voltage Inhibit (LVI) . . . . . . . . . . . . . . . . . . . . . . . 155
© Motorola, Inc., 1998
MOTOROLA
MC68HC08AZ32
List of Sections
1
List of Sections
External Interrupt Module (IRQ) . . . . . . . . . . . . . . . . . . 161
Serial Communications Interface Module (SCI). . . . . 169
Serial Peripheral Interface Module (SPI) . . . . . . . . . . . 209
Timer Interface Module A (TIMA) . . . . . . . . . . . . . . . . . 245
Timer Interface Module B (TIMB) . . . . . . . . . . . . . . . . . 271
Programmable Interrupt Timer (PIT) . . . . . . . . . . . . . . . 293
Analog-to-Digital Converter (ADC). . . . . . . . . . . . . . . 301
Keyboard Module (KB) . . . . . . . . . . . . . . . . . . . . . . . . . 313
I/O Ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 321
msCAN08 Controller (msCAN08) . . . . . . . . . . . . . . . . . 347
Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 393
Appendix A: Related Devices. . . . . . . . . . . . . . . . . . . 413
Appendix B: TIMA-6 . . . . . . . . . . . . . . . . . . . . . . . . . . . 457
Appendix C: ADC-15 . . . . . . . . . . . . . . . . . . . . . . . . . . 487
Glossary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 499
Index. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 511
Literature Updates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 521
MC68HC08AZ32
2
List of Sections
MOTOROLA
Table of Contents
Table of Contents
List of Sections
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1
Table of Contents
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3
General Description
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Memory Map
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Memory section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
I/O section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
RAM
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
ROM
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
User ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Security . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
EEPROM
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Central Processor
Unit (CPU)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
CPU registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
MC68HC08AZ32
MOTOROLA
Table of Contents
3
Table of Contents
Arithmetic/logic unit (ALU) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60
CPU during break interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60
Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .61
Opcode Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .68
System Integration
Module (SIM)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .71
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .72
SIM bus clock control and generation . . . . . . . . . . . . . . . . . . . . . . . . .75
Reset and system initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .77
SIM counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .82
Exception control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .83
Break interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .87
Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .88
SIM registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .91
Clock Generator
Module (CGM)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .95
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .96
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .96
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .97
I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .107
CGM registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .109
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .116
Special modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .117
CGM during break interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .118
Acquisition/lock time specifications . . . . . . . . . . . . . . . . . . . . . . . . . .119
Mask Options
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .125
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .125
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .126
Break Module
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .129
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .129
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .130
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .130
Break module registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .133
Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .135
Monitor ROM
(MON)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .137
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .137
MC68HC08AZ32
4
Table of Contents
MOTOROLA
Table of Contents
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
Computer
Operating Properly
Module (COP)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
COP Control register (COPCTL) . . . . . . . . . . . . . . . . . . . . . . . . . . .
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Monitor mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
COP module during break interrupts . . . . . . . . . . . . . . . . . . . . . . . .
149
149
150
152
153
153
153
154
154
Low-Voltage Inhibit
(LVI)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
LVI Status Register (LVISR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
LVI interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
155
155
156
156
158
159
159
External Interrupt
Module (IRQ)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
IRQ module during break interrupts . . . . . . . . . . . . . . . . . . . . . . . .
IRQ status and control register (ISCR) . . . . . . . . . . . . . . . . . . . . . .
161
161
161
162
166
166
Serial
Communications
Interface Module
(SCI)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SCI during break module interrupts . . . . . . . . . . . . . . . . . . . . . . . .
I/O signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I/O registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
169
169
170
171
187
188
189
190
Serial Peripheral
Interface Module
(SPI)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 209
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210
MC68HC08AZ32
MOTOROLA
Table of Contents
5
Table of Contents
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .210
Pin name conventions and I/O register addresses . . . . . . . . . . . . . .211
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .212
Transmission formats . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .217
Error conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .222
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .227
Queuing transmission data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .229
Resetting the SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .231
Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .232
SPI during break interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .233
I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .234
I/O registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .237
Timer Interface
Module A (TIMA)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .245
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .246
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .246
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .247
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .257
Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .257
TIMA during break interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .258
I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .259
I/O registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .260
Timer Interface
Module B (TIMB)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .271
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .272
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .272
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .273
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .281
Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .281
TIMB during break interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .282
I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .283
I/O Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .284
Programmable
Interrupt Timer
(PIT)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .293
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .293
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .293
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .294
Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .295
PIT during break interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .296
MC68HC08AZ32
6
Table of Contents
MOTOROLA
Table of Contents
I/O registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 297
Analog-to-Digital
Converter (ADC)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Low power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I/O signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I/O registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
301
302
302
303
305
306
307
308
Keyboard Module
(KB)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I/O Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Keyboard module during break interrupts . . . . . . . . . . . . . . . . . . . .
313
313
313
314
318
320
I/O Ports
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Port A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Port B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Port C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Port D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Port E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Port F . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Port G . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Port H . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
321
322
323
325
328
331
334
338
341
344
msCAN08
Controller
(msCAN08)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
External pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Message storage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Identifier acceptance filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Protocol violation protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Low power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Timer link . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
347
348
349
350
351
356
360
362
363
366
MC68HC08AZ32
MOTOROLA
Table of Contents
7
Table of Contents
Clock system . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .367
Memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .370
Programmer’s model of message storage . . . . . . . . . . . . . . . . . . . .371
Programmer’s model of control registers . . . . . . . . . . . . . . . . . . . . .376
Specifications
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .393
Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .394
Functional Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .395
Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .395
5.0 Volt DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . .396
Control Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .397
ADC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .398
5.0 vdc ± 0.5v Serial Peripheral Interface (SPI) Timing . . . . . . . . . .399
CGM Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .402
CGM Component Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .402
CGM Acquisition/Lock Time Information . . . . . . . . . . . . . . . . . . . . .403
Timer Module Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .404
Memory Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .404
EBI Timings in High PerformanceMod . . . . . . . . . . . . . . . . . . . . . . .405
EBI Timings in Low Noise Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . .407
Mechanical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .409
Appendix A:
Related Devices
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .413
MC68HC08AZ0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .415
MC68HC08AZ16 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .438
MC68HC08AZ24 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .444
MC68HC08AZ60 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .450
Appendix B:
TIMA-6
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .457
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .458
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .458
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .461
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .471
Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .471
TIMA During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .472
I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .473
I/O Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .474
MC68HC08AZ32
8
Table of Contents
MOTOROLA
Table of Contents
Appendix C:
ADC-15
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I/O Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
487
488
488
489
491
492
493
494
Glossary
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 499
Index
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 511
Literature Updates
Literature Distribution Centers . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Customer Focus Center . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Mfax . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Motorola SPS World Marketing World Wide Web Server . . . . . . . .
Microcontroller Division’s Web Site . . . . . . . . . . . . . . . . . . . . . . . . .
521
522
522
522
522
MC68HC08AZ32
MOTOROLA
Table of Contents
9
Table of Contents
MC68HC08AZ32
10
Table of Contents
MOTOROLA
General Description
General Description
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Power supply pins (Vdd and Vss) . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Oscillator pins (OSC1 and OSC2) . . . . . . . . . . . . . . . . . . . . . . . . . 17
External reset pin (RST) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
External interrupt pin (IRQ1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Analog power supply pin (VDDA) . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Analog ground pin (VSSA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Analog ground pin (AVSS/VREFL) . . . . . . . . . . . . . . . . . . . . . . . . . 17
ADC voltage reference pin (VREFH) . . . . . . . . . . . . . . . . . . . . . . . 17
Analog supply pin (VDDAREF) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Port A input/output (I/O) pins (PTA7–PTA0) . . . . . . . . . . . . . . . . . . 18
Port B I/O pins (PTB7/ATD7–PTB0/ATD0). . . . . . . . . . . . . . . . . . . 18
Port C I/O pins (PTC5–PTC0). . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Port D I/O pins (PTD7–PTD0). . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Port E I/O pins (PTE7/SPSCK–PTE0/TxD) . . . . . . . . . . . . . . . . . . 18
Port F I/O pins (PTF6–PTF0/TACH2) . . . . . . . . . . . . . . . . . . . . . . . 18
Port G I/O pins (PTG2/KBD2–PTG0/KBD0) . . . . . . . . . . . . . . . . . . 19
Port H I/O pins (PTH1/KBD4–PTH0/KBD3) . . . . . . . . . . . . . . . . . . 19
CAN transmit pin (CANTx) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
CAN receive pin (CANRx). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
MC68HC08AZ32
1-gen
MOTOROLA
General Description
11
General Description
Introduction
The MC68HC08AZ32 is a member of the low-cost, high-performance
M68HC08 Family of 8-bit microcontroller units (MCUs). The M68HC08
Family is based on the customer-specified integrated circuit (CSIC)
design strategy. All MCUs in the family use the enhanced M68HC08
central processor unit (CPU08) and are available with a variety of
modules, memory sizes and types, and package types.
Features
Features of the MC68HC08AZ32 include the following:
•
High-performance M68HC08 architecture
•
Fully upward-compatible object code with M6805, M146805, and
M68HC05 families
•
8.4MHz internal bus frequency at 125˚C
•
msCAN Controller (Motorola Scalable CAN) (implementing CAN
2.0b protocol as defined in BOSCH specification Sep. 1991)
•
Available in 64 QFP package
•
32,255 bytes User ROM
•
User ROM data security
•
512 bytes of on-chip EEPROM with security feature
•
1K byte of on-chip RAM
•
Serial Peripheral Interface (SPI) module
•
Serial Communications Interface (SCI) module
•
16-bit timer interface module (TIMA) with four input capture/output
compare channels
•
16-bit timer interface module (TIMB) with two input capture/output
compare channels
•
Periodic Interrupt Timer (PIT)
MC68HC08AZ32
12
2--gen
General Description
MOTOROLA
General Description
Features
•
Clock Generator Module (CGM)
•
8-bit, 8-channel Analog to Digital Convertor module (ADC)
•
23 dedicated I/O lines
•
25 shared I/O lines
•
5-bit key wakeup port
•
System protection features
– Optional Computer Operating Properly (COP) reset
– Low-voltage detection with optional reset
– Illegal opcode detection with optional reset
– Illegal address detection with optional reset (Non-Expanded
mode)
•
Low-power design (fully static with STOP and WAIT modes)
•
Master reset pin and power-on reset
Features of the CPU08 include the following:
•
Enhanced HC05 programming model
•
Extensive loop control functions
•
16 addressing modes (8 more than the HC05)
•
16-Bit Index register and stack pointer
•
Memory-to-memory data transfers
•
Fast 8 × 8 multiply instruction
•
Fast 16/8 divide instruction
•
Binary-Coded Decimal (BCD) instructions
•
Optimization for controller applications
•
‘C’ language support
Figure 1 shows the structure of the MC68HC08AZ32
MC68HC08AZ32
3-gen
MOTOROLA
General Description
13
PTA
PTA7-PTA0
PTB
PTB7/ATD7-PTB0/ATD
PTC
PTC5-PTC0
PTD
PTD7-PTD0
MOTOROLA
DDRA
SERIAL COMMUNICATIONS
INTERFACE MODULE
ARITHMETIC/LOGIC
UNIT (ALU)
DDRB
CPU
REGISTERS
DDRC
M68HC08 CPU
DDRD
4-gen
.
CANRx
CANTx
msCAN CONTROLLER
MODULE
CONTROL AND STATUS REGISTERS
USER RAM — 1024 BYTES
BREAK
MODULE
LOW VOLTAGE INHIBIT
MODULE
USER ROM — 32,255 BYTES
IRQ1
IRQ
MODULE
SERIAL PERIPHERAL INTERFACE
MODULE
ANALOG TO DIGITAL CONVERTOR
MODULE
PROGRAMMABLE INTERRUPT TIMER
MODULE
POWER-ON RESET
MODULE
PTG2/KBD2-PTG0/KB
Figure 1. MC68HC08AZ32 MCU block diagram
PTH1/KBD4-PTH0/KBD
14
EVSS4-EVSS1
EVDD3-EVDD1
PTH
POWER
VREFH
AVSS/VREVDDAREF
MC68HC08AZ32
VDDA
PTE7/SPSCK
PTE6/MOSI
PTE5/MISO
PTE4/SS
PTE3/TACH1
PTE2/TACH0
PTE1/RxD
PTE0/TxD
PTF6
PTF5/TBCH1
PTF4/TBCH0
PTF3
PTF2
PTF1/TACH3
PTF0/TACH2
key. interrupt (5)
VDD
VSS
VSSA
PTG
SYSTEM INTEGRATION
MODULE
PTE
RST
DDRE
CLOCK GENERATOR
MODULE
DDRH
General Description
OSC1
OSC2
CGMXFC
PTF
TIMER1 & 2 INTERFACE
MODULES
(4 + 2 Channels)
USER ROM VECTOR SPACE — 48BYTES
DDRF
COMPUTER OPERATING PROPERLY
MODULE
DDRG
MONITOR ROM — 224 BYTES
General Description
USER EEPROM — 512 BYTES
General Description
Pin Assignments
Pin Assignments
PTC1
PTC0
OSC1
OSC2
CGMXFC
VSSA
vDDA
VREFH
PTD7
PTD6/TACLK
PTD5
PTD4/TBLCK
61
60
59
58
57
56
55
54
53
52
51
50
1
PTH1/KBD4
PTC2/MCLK
62
PTC4
49
PTC3
63
64
PTC5
Figure 2 shows the 64 QFP pin assignments.
48
PTH0/KBD3
IRQ1
2
47
PTD3
RST
3
46
PTD2
PTF0/TACH2
4
45
AVSS/VREFL
PTF1/TACH3
5
44
VDDAREF
PTF2
6
43
PTD1
PTF3
7
42
PTD0
PTF4/TBCH0
8
41
PTB7/ATD7
CANRx
9
40
PTB6/ATD6
CANTx
10
39
PTB5/ATD5
PTF5/TBCH1
11
38
PTB4/ATD4
PTF6
12
37
PTB3/ATD3
PTE0/TxD
13
36
PTB2/ATD2
PTE1/RxD
14
35
PTB1/ATD1
PTE2/TACH0
15
34
PTB0/ATD0
19
20
21
22
23
24
25
26
27
28
29
30
31
PTE6/MOSI
PTE7/SPSCK
VSS
VDD
PTG0/KBD0
PTG1/KBD1
PTG2/KBD2
PTA0
PTA1
PTA2
PTA3
PTA4
PTA5
33
PTA7
PTA6 32
18
PTE4/SS 17
PTE3/TACH1 16
PTE5/MISO
MC68HC08AZ32
Figure 2. 64 QFP pin assignments
MC68HC08AZ32
5-gen
MOTOROLA
General Description
15
General Description
Power supply pins
(VDD and VSS)
VDD and VSS are the power supply and ground pins. The MCU operates
from a single power supply.
Fast signal transitions on MCU pins place high, short-duration current
demands on the power supply. To prevent noise problems, take special
care to provide power supply bypassing at the MCU as Figure 3. shows.
Place the C1 bypass capacitor as close to the MCU as possible. Use a
high-frequency-response ceramic capacitor for C1. C2 is an optional
bulk current bypass capacitor for use in applications that require the port
pins to source high current levels.
MCU
VSS
VDD
C1
0.1 µF
+
C2
VDD
NOTE: Component values shown
represent typical applications.
Figure 3.Power supply bypassing
VSS is also the ground for the port output buffers and the ground return
for the serial clock in the serial peripheral interface module (SPI).
NOTE:
VSS must be grounded for proper MCU operation.
MC68HC08AZ32
16
6-gen
General Description
MOTOROLA
General Description
Pin Assignments
Oscillator pins
(OSC1 and OSC2)
The OSC1 and OSC2 pins are the connections for the on-chip oscillator
circuit. See Clock Generator Module (CGM) on page 95.
External reset pin
(RST)
A ’0’ on the RST pin forces the MCU to a known start-up state. RST is
bidirectional, allowing a reset of the entire system. It is driven low when
any internal reset source is asserted. See
System Integration Module (SIM) on page 71.
External interrupt
pin (IRQ1)
IRQ1 is an asynchronous external interrupt pin. See
External Interrupt Module (IRQ) on page 161.
Analog power
supply pin (VDDA)
VDDA is the power supply pin for the clock generator module (CGM).
Analog ground pin
(VSSA)
The VSSA analog ground pin is used only for the ground connections for
the clock generator module (CGM) section of the circuit and should be
decoupled as per the VSS digital ground pin. See
Clock Generator Module (CGM) on page 95.
Analog ground pin
(AVSS/VREFL)
The AVSS analog ground pin is used only for the ground connections for
the analog to digital convertor (ADC) and should be decoupled as per
the VSS digital ground pin.
ADC voltage
reference pin
(VREFH)
VREFH is the power supply for setting the reference voltage VREFH.
Connect the VREFH pin to a voltage potential<= VDDAREF, not less than
1.5V.
Analog supply pin
(VDDAREF)
The VDDAREF analog supply pin is used only for the supply connections
for the analog to digital convertor (ADC).External filter capacitor pin
(CGMXFC)
CGMXFC is an external filter capacitor connection for the CGM. See
Clock Generator Module (CGM) on page 95.
MC68HC08AZ32
7-gen
MOTOROLA
General Description
17
General Description
Port A input/output
(I/O) pins
(PTA7–PTA0)
PTA7–PTA0 are general-purpose bidirectional I/O port pins. See I/O
Ports on page 321.
Port B I/O pins
(PTB7/ATD7ÐPTB0/
ATD0)
Port B is an 8-bit special function port that shares all eight pins with the
analog to digital convertor (ADC). See
Analog-to-Digital Converter (ADC) on page 301 and I/O Ports on page
321.
Port C I/O pins
(PTC5ÐPTC0)
PTC5–PTC3 and PTC1–PTC0 are general-purpose bidirectional I/O
port pins. PTC2/MCLK is a special function port that shares its pin with
the system clock. See I/O Ports on page 321.
Port D I/O pins
(PTD7ÐPTD0)
Port D is an 8-bit special function port that shares two of its pins with the
timer interface modules (TIMA and TIMB). see
Timer Interface Module A (TIMA) on page 245 and
Timer Interface Module B (TIMB) on page 271.
Port E I/O pins
(PTE7/SPSCKÐPTE0/
TxD)
Port E is an 8-bit special function port that shares two of its pins with the
timer interface module (TIMA), four of its pins with the Serial Peripheral
Interface Module (SPI), and two of its pins with the Serial
Communication Interface Module (SCI). See
Serial Communications Interface Module (SCI) on page 169,
Serial Peripheral Interface Module (SPI) on page 209,
Timer Interface Module A (TIMA) on page 245 and I/O Ports on page
321.
Port F I/O pins
(PTF6ÐPTF0/TACH2)
Port F is a 7-bit special function port that shares four of its pins with the
timer interface modules. SeeTimer Interface Module A (TIMA) on page
245, Timer Interface Module B (TIMB) on page 271 and I/O Ports on
page 321.
MC68HC08AZ32
18
8-gen
General Description
MOTOROLA
General Description
Pin Assignments
Port G I/O pins
(PTG2/KBD2ÐPTG0
/KBD0)
PTG2/KBD2–PTG0/KBD0 are general-purpose bidirectional I/O pins
with Key Wakeup feature. See Keyboard Module (KB) on page 313 and
I/O Ports on page 321.
Port H I/O pins
(PTH1/KBD4ÐPTH0/
KBD3)
PTH1/KBD4–PTH0/KBD3 are general-purpose bidirectional I/O pins
with Key Wakeup feature. See Keyboard Module (KB) on page 313 and
I/O Ports on page 321.
CAN transmit pin
(CANTx)
CANTx is the digital output from the msCAN module. See msCAN08
Controller (msCAN08) on page 347.
CAN receive pin
(CANRx)
CANRx is the digital input to the msCAN module. See msCAN08
Controller (msCAN08) on page 373
MC68HC08AZ32
9-gen
MOTOROLA
General Description
19
General Description
Table 1. External pins summary
PIN NAME
FUNCTION
DRIVER TYPE
RESET STATE
PTA7 PTA0
General purpose I/O
Dual State
No
Input (Hi-Z)
PTB7/ATD7 PTB0/ATD0
General purpose I/0
/ ADC channel
Dual State
No
Input (Hi-Z)
PTC5 - PTC0
General purpose I/O
Dual State
No
Input (Hi-Z)
PTD7
General purpose I/O
Dual State
No
Input (Hi-Z)
PTD6/TACLK
General purpose I/O
/ Timer External Input clock
Dual State
No
Input (Hi-Z)
PTD5
General purpose I/O/ Timer
External Input clock
Dual State
No
Input (Hi-Z)
PTD4/TBLCK-PTD0
General purpose Input
Dual State
No
Input (Hi-Z)
PTE7/SPSCK
General purpose I/0
/ SPI clock
Dual State
(open drain)
Yes
Input (Hi-Z)
PTE6/MOSI
General purpose I/0
/ SPI data path
Dual State
(open drain)
Yes
Input (Hi-Z)
PTE5/MISO
General purpose I/0
/ SPI data path
Dual State
(open drain)
Yes
Input (Hi-Z)
PTE4/SS
General purpose I/0
/ SPI Slave Select
Dual State
Yes
Input (Hi-Z)
PTE3/TACH1
General purpose I/0
/ Timer A channel 1
Dual State
Yes
Input (Hi-Z)
PTE2/TACH0
General purpose I/0
/ TimerA channel 0
Dual State
Yes
Input (Hi-Z)
PTE1/RxD
General purpose I/0
/ SCI Receive Data
Dual State
Yes
Input (Hi-Z)
PTE0/TxD
General purpose I/0
/ SCI Transmit Data
Dual State
Yes
Input (Hi-Z)
PTF6
General purpose I/O
Dual State
Yes
Input (Hi-Z)
PTF5/TBCH1
General purpose I/O
/Timer B channel 1
Dual State
Yes
Input (Hi-Z)
PTF4/TBCH0
General purpose I/0
/ TimerB channel 0
Dual State
Yes
Input (Hi-Z)
PTF3
General purpose I/0
Dual State
Yes
Input (Hi-Z)
PTF2
General purpose I/0
Dual State
Yes
Input (Hi-Z)
MC68HC08AZ32
20
HYSTERESIS
10-gen
General Description
MOTOROLA
General Description
Pin Assignments
Table 1. External pins summary (Continued)
PIN NAME
FUNCTION
DRIVER TYPE
HYSTERESIS
RESET STATE
PTF1/TACH3
General purpose I/0
/TimerA channel 3
Dual State
Yes
Input (Hi-Z)
PTF0/TACH2
General purpose I/0
/TimerA channel 2
Dual State
Yes
Input (Hi-Z)
PTG2/KBD2 PTG0/KBD0
General purpose I/0 with key
wakeup feature
Dual State
Yes
Input (Hi-Z)
PTH1/KBD4PTH0/KBD3
General purpose I/0 with key
wakeup feature
Dual State
Yes
Input (Hi-Z)
VDD
Logical chip power supply
NA
NA
NA
VSS
Logical chip ground
NA
NA
NA
VDDA
Analog power supply(CGM)
NA
NA
NA
VSSA
Analog ground (CGM)
NA
NA
NA
VREFH
ADC reference voltage
NA
NA
NA
AVSS/VREFL
ADC gnd & reference voltage
NA
NA
NA
VDDAREF
ADC power supply
NA
NA
NA
OSC1
External clock in
NA
NA
Input (Hi-Z)
OSC2
External clock out
NA
NA
Output
CGMXFC
PLL loop Þlter cap
NA
NA
NA
IRQ1
External interrupt request
NA
NA
Input (Hi-Z)
RST
Reset
NA
NA
Input (Hi-Z)
CANRx
msCAN serial Input
NA
YES
Input (Hi-Z)
CANTx
msCAN serial output
Output
NA
Output
Details of the clock connections to each of the modules on the
MC68HC08AZ32 are shown in Table 3. A short description of each clock
source is also given in Table 2.
MC68HC08AZ32
11-gen
MOTOROLA
General Description
21
General Description
Table 2. Signal name conventions
Signal name
Description
CGMXCLK
Buffered version of OSC1 from clock generator module (CGM)
CGMOUT
PLL-based or OSC1-based clock output from CGM module)
Bus clock
CGMOUT divided by two
SPSCK
SPI serial clock (see SPSCK (serial clock) on page 235)
TACLK
External clock Input for TIMA (see TIMA clock pin (PTD6/TACLK) on page 259)
TBCLK
External clock Input for TIMB (see TIMB clock Pin (PTD4/TBLCK) on page 283)
Table 3. Clock source summary
Module
Clock source
ADC
CGMXCLK or bus clock
msCAN
CGMXCLK or CGMOUT
COP
CGMXCLK
CPU
Bus clock
EEPROM
CGMXCLK or bus clock
ROM
Bus clock
RAM
Bus clock
SPI
SPSCK
SCI
CGMXCLK
TIMA
Bus clock or PTD6/TACLK
TIMB
Bus clock or PTD4/TBLCK
PIT
Bus clock
KBI
Bus clock
MC68HC08AZ32
22
12-gen
General Description
MOTOROLA
General Description
Ordering Information
Ordering Information
MC68HC08AZ32
MOTOROLA
General Description
23
General Description
MC68HC08AZ32
24
General Description
MOTOROLA
Memory Map
Memory Map
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Memory section. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
I/O section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Introduction
The CPU08 can address 64K bytes of memory space. The memory map
includes:
•
1024 bytes of RAM
•
32,255 bytes of User ROM
•
512 bytes of EEPROM
•
48 bytes of user-defined vectors
•
224 bytes of monitor ROM
Memory section
The MC68HC08AZ32 operates in Non-Expanded mode, where the full
32,255 bytes of User ROM are available.
MC68HC08AZ32
1-mem
MOTOROLA
Memory Map
25
Memory Map
I/O section
Addresses $0000–$004F, shown in Figure 2, contain most of the
control, status, and data registers. Additional I/O registers have the
following addresses:
•
$0500 to $057F – CAN control and message buffers. See
msCAN08 Controller (msCAN08) on page 347
•
$FE00 – (SIM break status register, SBSR)
•
$FE01 – (SIM reset status register, SRSR)
•
$FE03 – (SIM break flag control register, SBFCR)
•
$FE07 – (EPROM control register, EPMCR)
•
$FE0C and $FE0D – (break address registers, BRKH and BRKL)
•
$FE0E – (break status and control register, BRKSCR)
•
$FE0F – (LVI status register, LVISR)
•
$FE1C – (EEPROM non-volatile register, EENVR)
•
$FE1D – (EEPROM control register, EECR)
•
$FE1F – (EEPROM array configuration register, EEACR)
•
$FFFF – (COP control register, COPCTL)
MC68HC08AZ32
26
2-mem
Memory Map
MOTOROLA
Memory Map
I/O section
$0000
I/OREGISTERS(80BYTES)
↓
$004F
$0050
↓
RAM (1024 BYTES)
$044F
$0450
↓
UNIMPLEMENTED (176 BYTES)
$04FF
$0500
↓
CAN CONTROL AND MESSAGE
BUFFERS(128 BYTES)
$057F
$0580
↓
UNIMPLEMENTED (640 BYTES)
$07FF
$0800
↓
EEPROM (512 BYTES)
$09FF
$0A00
↓
UNIMPLEMENTED (1536 BYTES)
$0FFF
$1000
↓
UNIMPLEMENTED (28,672 BYTES)
$7FFF
$8000
↓
ROM (16,384BYTES)
$BFFF
$C000
↓
ROM (15,872 BYTES)
$FDFF
$FE00
SIM BREAK STATUS REGISTER (SBSR)
$FE01
SIM RESET STATUS REGISTER (SRSR)
$FE02
RESERVED
$FE03
SIM BREAK FLAG CONTROL REGISTER
(SBFCR)
$FE04
RESERVED
$FE05
RESERVED
Figure 1. MC68HC08AZ32 Memory map
MC68HC08AZ32
3-mem
MOTOROLA
Memory Map
27
Memory Map
$FE06
UNIMPLEMENTED
$FE07
RESERVED
$FE08
RESERVED
$FE09
RESERVED
$FE0A
RESERVED
$FE0B
UNIMPLEMENTED
$FE0C
BREAK ADDRESS REGISTER HIGH (BRKH)
$FE0D
BREAK ADDRESS REGISTER LOW (BRKL)
$FE0E
BREAK STATUS AND CONTROL REGISTER
(BRKSCR)
$FE0F
LVI STATUS REGISTER (LVISR)
$FE10
↓
UNIMPLEMENTED (12 BYTES)
$FE1B
$FE1C
EEPROM NON-VOLATILE REGISTER
(EENVR)
$FE1D
EEPROM CONTROL REGISTER (EECR)
$FE1E
RESERVED
$FE1F
EEPROM ARRAY CONFIGURATION (EEACR)
$FE20
↓
MONITOR ROM (224 BYTES)
$FEFF
$FF00
↓
UNIMPLEMENTED (192 BYTES)
$FFBF
$FFC0
↓
ROM (16 BYTES)
$FFCF
$FFD0
↓
VECTORS (48 BYTES)
$FFFF
Figure 1. MC68HC08AZ32 Memory map (Continued)
MC68HC08AZ32
28
4-mem
Memory Map
MOTOROLA
Memory Map
I/O section
Addr.
Name
$0000 Port A Data Register (PTA)
$0001
Port B Data Register
(PTB)
$0002
Port C Data Register
$0003
$0004
$0005
$0006
$0007
$0008
Port D Data Register
(PTD)
Data Direction Register A
(DDRA)
Data Direction RegisterB
(DDRB)
Data Direction Register C
(DDRC)
Data Direction Register D
(DDRD)
Port E Data Register
(PTE)
$0009 Port F Data Register (PTF)
$000A
$000B
$000C
$000D
$000E
$000F
$0010
$0011
Port G Data Register
(PTG)
Port H Data Register
(PTH)
Data Direction Register E
(DDRE)
Data Direction Register F
(DDRF)
Data Direction Register G
(DDRG)
Data Direction Register
(DDRH)
SPI Control Register
(SPCR)
SPI Status and Control
Register (SPSCR)
$0012 SPI Data Register (SPDR)
$0013
$0014
SCI Control Register 1
(SCC1)
SCI Control Register 2
(SCC2)
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
R:
W:
Bit 7
6
5
4
3
2
1
Bit 0
PTA7
PTA6
PTA5
PTA4
PTA3
PTA2
PTA1
PTA0
PTB7
PTB6
PTB25
PTB4
PTB3
PTB2
PTB1
PTB0
0
0
PTC5
PTC4
PTC3
PTC2
PTC1
PTC0
PTD7
PTD6
PTD5
PTD4
PTD3
PTD2
PTD1
PTD0
DDRA7 DDRA6 DDRA5
DDRA4
DDRA3 DDRA2 DDRA1 DDRA0
DDRB7 DDRB6 DDRB5
DDRB4
DDRB3 DDRB2 DDRB1 DDRB0
DDRC5
DDRC4
DDRC3 DDRC2 DDRC1 DDRC0
DDRD7 DDRD6 DDRD5
DDRD4
DDRD3 DDRD2 DDRD1 DDRD0
MCLKE
N
PTE7
0
PTE6
PTE5
PTE4
PTE3
PTE2
PTE1
PTE0
PTF6
PTF5
PTF4
PTF3
PTF2
PTF1
PTF0
0
0
0
0
0
PTG2
PTG1
PTG0
0
0
0
0
0
PTH1
PTH0
0
DDRE7 DDRE6 DDRE5
0
DDRF6 DDRF5
0
DDRE4
DDRE3 DDRE2 DDRE1 DDRE0
DDRF4
DDRF3 DDRF2 DDRF1 DDRF0
0
0
0
0
0
0
0
0
0
0
SPRIE
DMAS
SPRF
Bit 7
DDRG2 DDRG1 DDRG0
0
CPOL
CPHA SPWOM
0
SPMSTR
OVRF
MODF
SPTE
0
6
5
4
3
LOOPS ENSCI
TXINV
M
SCTIE
SCRIE
ILIE
TCIE
= Unimplemented
DDRH1 DDRH0
SPE
SPTIE
SPR1
SPR0
2
1
Bit 0
WAKE
ILTY
PEN
PTY
TE
RE
RWU
SBK
R
= Reserved
Figure 2. Control, status, and data registers (Sheet 1 of 5)
MC68HC08AZ32
5-mem
MOTOROLA
Memory Map
29
Memory Map
Addr.
$0015
$0016
$0017
$0018
$0019
$001A
$001B
$001C
$001D
$001E
$001F
$0020
$0021
$0022
£0023
$0024
$0025
$0026
$0027
$0028
Name
SCI Control Register 3 R:
(SCC3) W:
SCI Status Register 1 R:
(SCS1) W:
SCI Status Register 2 R:
(SCS2) W:
SCI Data Register R:
(SCDR) W:
SCI Baud Rate Register R:
(SCBR) W:
IRQ Status and Control R:
Register (ISCR) W:
Keyboard Status/Control R:
(KBSCR) W:
PLL Control Register R:
(PCTL) W:
PLL Bandwidth Control R:
Register (PBWC) W:
PLL Programming R:
Register (PPG) W:
MaskOptionRegisterA R:
(MORA) W:
TimerAStatusandControl R:
Register(TASC) W:
KeyboardInterruptEnable R;
Register(KBIER) W:
TimerACounterRegisterHigh R:
(TACNTH) W;
TimerACounterRegisterLow R:
(TACNTL) W:
TimerA Modulo Register R:
High (TAMODH) W:
TimerA Modulo Register R:
Low (TAMODL) W:
Timer A Channel 0 Status R:
and Control Register
W:
(TASC0)
TimerA Channel 0 R:
Register High (TACH0H) W:
Timer A Channel 0 R:
Register Low (TACH0L) W:
Bit 7
R8
6
5
4
3
2
1
Bit 0
T8
DMARE
DMATE
ORIE
NEIE
FEIE
PEIE
SCTE
TC
SCRF
IDLE
OR
NF
FE
PE
0
0
0
0
0
0
BKF
RPF
Bit 7
6
5
4
3
2
1
Bit 0
0
0
SCP1
SCP0
SCR2
SCR1
SCR0
0
IRQ1F
0
PLLIE
AUTO
MUL7
TOF
0
0
PLLF
LOCK
MUL6
0
0
PLLON
BCS
ACQ
XLD
MUL5
MUL4
1
0
ACK1
0
ACKK
1
0
VRS7
KEYF
IMASK1 MODE1
IMASKK MODEK
1
1
0
0
0
VRS6
VRS5
VRS4
SEC
LVIRSTD LVIPWRD SSREC
COPRS
STOP
COPD
TOIE
TSTOP
0
TRST
0
PS2
PS1
PS0
KBIE4
KBIE3
KBIE2
KBIE1
KBIE0
Bit15
14
13
12
11
10
9
Bit8
Bit7
6
5
4
3
2
1
Bit0
Bit 15
14
13
12
11
10
9
Bit 8
Bit 7
6
5
4
3
2
1
Bit 0
CH0IE
MS0B
MS0A
ELS0B
ELS0A
Bit 15
14
13
12
11
10
9
Bit 8
Bit 7
6
5
4
3
2
1
Bit 0
CH0F
0
= Unimplemented
R
TOV0 CH0MAX
= Reserved
Figure 2. Control, status, and data registers (Sheet 2 of 5)
MC68HC08AZ32
30
6-mem
Memory Map
MOTOROLA
Memory Map
I/O section
Addr.
Name
Timer A Channel 1 Status
$0029
and Control Register
(TASC1)
Timer A Channel 1
$002A
Register High (TACH1H)
Timer A Channel 1
$002B
Register Low (TACH1L)
Timer A Channel 2 Status
$002C
and Control Register
(TASC2)
Timer A Channel 2
$002D
Register High (TACH2H)
Timer A Channel 2
$002E
Register Low (TACH2L)
Timer Channel 3 Status
$002F
and Control Register
(TASC3)
Timer Channel 3 Register
$0030
High (TACH3H)
Timer Channel 3 Register
$0031
Low (TACH3L)
$0032
$0033
$0034
$0035
$0036
$0037
$0038
$0039
$003A
$003B
Bit 7
R: CH1F
W:
0
R:
Bit 15
W:
R:
Bit 7
W:
R: CH2F
W:
0
R:
Bit 15
W:
R:
Bit 7
W:
R: CH3F
W:
0
R:
Bit 15
W:
R:
Bit 7
W:
R:
Unimplemented
W:
R:
Unimplemented
W:
R:
Unimplemented
W:
R:
Unimplemented
W:
R:
Unimplemented
W:
R:
Unimplemented
W:
R:
ADSCR
COCO
W:
R: AD7
ADR
W:
ADC Input Clock Select R:
ADIV2
(ADCLKR) W:
R:
0
EBI Control
W:
Register(EBIC)
6
5
0
CH1IE
4
3
2
MS1A
ELS1B
ELS1A
1
Bit 0
TOV1 CH1MAX
14
13
12
11
10
9
Bit 8
6
5
4
3
2
1
Bit 0
CH2IE
MS2B
MS2A
ELS2B
ELS2A
14
13
12
11
10
9
Bit 8
6
5
4
3
2
1
Bit 0
CH3IE
MS3B
MS3A
ELS3B
ELS3A
14
13
12
11
10
9
Bit 8
6
5
4
3
2
1
Bit 0
AIEN
ADCO
CH4
CH3
CH2
CH1
CH0
AD6
AD5
AD4
AD3
AD2
AD1
AD0
ADIV1
ADIV0
ADICLK
0
0
0
0
IRV
NODE
CS0WS
= Unimplemented
TOV2 CH2MAX
TOV3 CH3MAX
MODE WSCLK0 CSC1
R
CSC0
= Reserved
Figure 2. Control, status, and data registers (Sheet 3 of 5)
MC68HC08AZ32
7-mem
MOTOROLA
Memory Map
31
Memory Map
Addr.
Bit 7
6
5
R:
EBI Chip Select Register
$003C
W: CS1WS1 CS1WS0 CS1POL
(EBICS)
$003D
$003E
$003F
$0040
$0041
$0042
$0043
$0044
$0045
$0046
$0047
$0048
$0049
$004A
$004B
$004C
$004D
$004E
$004F
Name
R:
W:
R:
Unimplemented
W:
Mask Option Register B R:
(MORB) W:
TimerB Status and Control R:
Register (TBSC) W:
TimerB Counter Register R:
High (TBCNTH) W:
TimerB Counter Register R:
Low (TBCNTL) W:
TimerB Modulo Register R:
High (TBMODH) W:
TimerB Modulo Register R:
Low (TBMODL) W:
Timer B Channel 0Status R:
and Control Register
W:
(TBSC0)
Timer B Channel R:
0Register High (TBCH0H) W:
Timer B Channel R:
0Register Low (TBCH0L) W:
Timer B Channel 1Status/ R:
Control Register (TBSC1) W:
Timer B Channel R:
1Register High (TBCH1H) W:
Timer B Channel1Register R:
Low (TBCH1L) W:
Programmable Interrupt R:
Timer Status & Control
W:
Register (PSC)
PIT Counter Register R:
HIGH) (PCNTH) W:
PIT Counter Register Low R:
(PCNTL) W
PIT Modulo Register High R
(PMODH) W
PIT Modulo Register Low R:
(PMODL) W
4
3
2
1
Bit 0
CS1EN CS0WS1 CS0WS0 CS0POL CS0EN
Unimplemented
R
TOF
0
Bit 15
R
EESEC
R
R
R
R
R
0
PS2
PS1
PS0
11
10
9
8
TOIE
TSTOP
14
13
0
TRST
12
Bit 7
6
5
4
3
2
1
0
Bit 15
14
13
12
11
10
9
Bit 8
Bit 7
6
5
4
3
2
1
Bit 0
CH4IE
MS4B
MS4A
ELS4B
ELS4A
Bit 15
14
13
12
11
10
9
8
Bit 7
6
5
4
3
2
1
0
CH5F
0
CH5IE
MS5B
MS5A
ELS5B
ELS5A
Bit 15
14
13
12
11
10
9
8
Bit 7
6
5
4
3
2
1
0
0
0
PIE
PSTOP
PPS2
PPS1
PPS0
Bit 15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Bit 15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
CH4F
0
POF
0
= Unimplemented
PRST
R
TOV4 CH0MAX
TOV5 CH1MAX
= Reserved
Figure 2. Control, status, and data registers (Sheet 4 of 5)
MC68HC08AZ32
32
8-mem
Memory Map
MOTOROLA
Memory Map
I/O section
Addr.
Name
SIM Break Status Register
(SBSR)
SIM Reset Status Register
$FE01
(SRSR)
$FE00
$FE03
6
5
4
3
2
1
Bit 0
R
R
R
R
R
R
SBSW
R
POR
PIN
COP
ILOP
ILAD
0
LVI
0
R
R
R
R
R
R
R
13
12
11
10
9
Bit 8
5
4
3
2
1
Bit 0
0
0
0
0
0
0
0
0
0
CON0
EEPB3
EEPB2
SIM Break Flag Control R:
BCFE
Register (SBFCR) W:
$FE07
Reserved
Break Address Register
High (BRKH)
Break Address Register
$FE0D
Low (BRKL)
Break Status and Control
$FE0E
Register (BRKSCR)
LVI Status Register
$FE0F
(LVISR)
$FE0C
$FE1C
EENVR
$FE1D
EECR
$FE1E
Reserved
$FE1F
EEACR
$FFFF
R:
W:
R:
W:
Bit 7
R:
W:
R:
Bit 15
14
W:
R:
Bit 7
6
W:
R:
BRKE BRKA
W:
R: LVIOUT
0
W:
R:
EERA CON2
W:
R:
0
EEBCLK
W:
R:
R
R
W:
R: EERA CON2
W:
COP Control Register R:
(COPCTL) W:
0
CON1
EEOFF
EERAS1 EERAS0
0
EEPB1
0
ELAT
0
EEPB0
EEPGM
R
R
R
R
R
R
CON1
CON0
EEBP3
EEBP2
EEBP1
EEBP0
LOW BYTE OF RESET VECTOR
WRITING TO $FFFF CLEARS COP COUNTER
= Unimplemented
R
= Reserved
Figure 2. Control, status, and data registers (Sheet 5 of 5)
MC68HC08AZ32
9-mem
MOTOROLA
Memory Map
33
Memory Map
Table 1. Vector addresses
Priority
Low
Address
Vector
$FFD0
ADC vector (high)
$FFD1
ADC vector (low)
$FFD2
Keyboard vector (high)
$FFD3
Keyboard vector (low)
$FFD4
SCI transmit vector (high)
$FFD5
SCI Transmit vector (Low)
$FFD6
SCI Receive vector (High)
$FFD7
SCI Receive vector (Low)
$FFD8
SCI Error vector (High)
$FFD9
SCI Error vector (Low)
$FFDA
msCAN Transmit vector(High)
$FFDB
msCAN Transmit vector (Low)
$FFDC
msCAN Receive vector(High)
$FFDD
msCAN Receive vector (Low)
$FFDE
msCAN Error vector(High)
$FFDF
msCAN Error vector (Low)
$FFE0
msCAN Wakeup vector(High)
$FFE1
msCAN Wakeup vector (Low)
$FFE2
SPI Transmit vector(High)
$FFE3
SPI Transmit vector (Low)
$FFE4
SPI Receive vector(High)
$FFE5
SPI Receive vector (Low)
$FFE6
TIMB Overflow vector(High)
$FFE7
TIMB Overflow vector (Low)
$FFE8
TIMB CH1 vector(High)
$FFE9
TIMB CH1 vector (Low)
$FFEA
TIMB CH0 vector(High)
$FFEB
TIMB CH0 vector (Low)
$FFEC
TIMA Overflow vector(High)
$FFED
TIMA Overflow vector (Low)
$FFEE
TIMA CH3 vector(High)
$FFEF
TIMA CH3 vector (Low)
$FFF0
TIMACH2 vector(High)
$FFF1
TIMA CH2 vector (Low)
$FFF2
TIMA CH1 vector(High)
$FFF3
TIMA CH1 vector (Low)
MC68HC08AZ32
34
10-mem
Memory Map
MOTOROLA
Memory Map
I/O section
Table 1. Vector addresses (Continued)
High
Priority
Address
Vector
$FFF4
TIMA CH0 vector(High)
$FFF5
TIMA CH0 vector (Low)
$FFF6
PIT vector(High)
$FFF7
PIT vector (Low)
$FFF8
PLL vector(High)
$FFF9
PLL vector (Low)
$FFFA
IRQ1 vector(High)
$FFFB
IRQ1 vector (Low)
$FFFC
SWI vector(High)
$FFFD
SWI vector (Low)
$FFFE
Reset vector (High)
$FFFF
Reset vector (Low)
MC68HC08AZ32
11-mem
MOTOROLA
Memory Map
35
Memory Map
MC68HC08AZ32
36
12-mem
Memory Map
MOTOROLA
RAM
RAM
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Introduction
This section describes the 1024 bytes of RAM.
Functional description
Addresses $0050 through $044F are RAM locations. The location of the
stack RAM is programmable. The 16-bit stack pointer allows the stack to
be anywhere in the 64K byte memory space.
NOTE:
For correct operation, the stack pointer must point only to RAM
locations.
Within page zero there are 176 bytes of RAM. Because the location of
the stack RAM is programmable, all page zero RAM locations can be
used for I/O control and user data or code. When the stack pointer is
moved from its reset location at $00FF, direct addressing mode
instructions can efficiently access all page zero RAM locations. Page
zero RAM, therefore, provides an ideal location for frequently accessed
global variables.
Before processing an interrupt, the CPU uses 5 bytes of the stack to
save the contents of the CPU registers.
NOTE:
For M6805 compatibility, the H register is not stacked.
MC68HC08AZ32
1-ram
MOTOROLA
RAM
37
RAM
During a subroutine call, the CPU uses 2 bytes of the stack to store the
return address. The stack pointer decrements during pushes and
increments during pulls.
NOTE:
Care should be taken when using nested subroutines. The CPU may
overwrite data in the RAM during a subroutine or during the interrupt
stacking operation.
MC68HC08AZ32
38
2--ram
RAM
MOTOROLA
ROM
ROM
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
User ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Security . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Introduction
This section describes the 32,255 bytes of user read-only-memory
(ROM), 224 bytes of Monitor ROM, and 48 bytes of user vectors.
Functional description
The user ROM consists of up to 32,255 bytes depending on whether the
device is operated in Non-Expanded or Expanded mode.
User ROM
In Non-Expanded mode (64QFP) the user ROM consists of 32,272 bytes
from addresses $8000 -$FDFF and $FFC0-$FFCF. The monitor ROM
and vectors are located from $FE20-$FEFF.
Forty of the user vectors, $FFD0-$FFFF, are dedicated to user-defined
reset and interrupt vectors.
MC68HC08AZ32
1-rom
MOTOROLA
ROM
39
ROM
Security
Security has been incorporated into the MC68HC08AZ32 to prevent
external viewing of the ROM contents1. This feature is selected by a
mask option and ensures that customer-developed software remains
propriety. See Mask Options on page 125.
1. No security feature is absolutely secure. However, Motorola’s strategy is to make reading or
copying the ROM difficult for unauthorized users.
MC68HC08AZ32
40
2-rom
ROM
MOTOROLA
EEPROM
EEPROM
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
EEPROM programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
EEPROM erasing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
EEPROM block protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
EEPROM redundant mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
EEPROM configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
MCU configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
MC68HC08AZ32 EEPROM Security . . . . . . . . . . . . . . . . . . . . . . . 48
EEPROM control register (EECR) . . . . . . . . . . . . . . . . . . . . . . . . . 49
EEPROM non-volatile register (EENVR) and EEPROM
array configuration register (EEACR) . . . . . . . . . . . . . . . . . . . . . . 51
Low power modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
WAIT mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
STOP mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
MC68HC08AZ32
1-eeprom
MOTOROLA
EEPROM
41
EEPROM
Introduction
This section describes the electrically eraseable programmable ROM
(EEPROM).
Features
•
Modular architecture expandable in 128 bytes
•
Byte, block or bulk erasable
•
Non-volatile redundant array option
•
Non-volatile block protection option
•
Non-volatile MCU configuration bits
•
On-chip charge pump for programming/erasing.
•
Functional description
512 bytes of EEPROM can be programmed or erased without an
external voltage supply. The EEPROM has a lifetime of 10,000
write-erase cycles in the non-redundant mode. Reliability (data
retention) is further extended if the redundancy option is selected.
EEPROM cells are protected with a non-volatile block protection option.
These options are stored in the EEPROM non-volatile register (EENVR)
and are loaded into the EEPROM array configuration register after reset
(EEACR) or after a read of EENVR. Hardware interlocks are provided to
protect stored data corruption from accidental programming/erasing.
The EEPROM array will leave the factory in the erased state all
addresses logic ‘1’, the EENVR register will be programmed to #10 such
that the full array is available and unprotected.
MC68HC08AZ32
42
2--eeprom
EEPROM
MOTOROLA
EEPROM
Functional description
EEPROM
programming
The unprogrammed state is a logic ‘1’. Programming changes the state
to a logic ‘0’. Only valid EEPROM bytes in the non-protected blocks and
EENVR can be programmed. When the array is configured in the
redundant mode, programming the first 256 bytes will also program the
last 256 bytes with the same data. It is recommended that the EEPROM
be programmed in the non-redundant mode and that the data is
programmed to both locations before entering the redundant mode.
The following procedure describes how to program a byte of EEPROM:
1. Clear EERAS1 and EERAS0 and set EELAT in the EECR
(See Note A. and B.)
2. Write the desired data to any user EEPROM address.
3. Set the EEPGM bit. (See Note C.)
4. Wait for a time, tEEPGM, to program the byte.
5. Clear EEPGM bit.
6. Wait for the programming voltage time to fall (tEEFPV).
7. Clear EELAT bits. (See Note D.)
8. Repeat steps 1 to 7 for more EEPROM programming.
NOTES:
A. EERAS1 and EERAS0 must be cleared for programming,
otherwise the part will be in erase mode
B. Setting the EELAT bit configures the address and data buses
to latch data for programming the array. Only data with a valid
EEPROM address will be latched. If another consecutive valid
EEPROM write occurs, this address and data will override the
previous address and data. Any attempts to read other
EEPROM data will result in the latched data being read. If
EELAT is set, other writes to the EECR will be allowed after a
valid EEPROM write.
C. The EEPGM bit cannot be set if the EELAT bit is cleared and
a non-EEPROM write has occurred. This is to ensure proper
programming sequence. When EEPGM is set, the on-board
charge pump generates the program voltage and applies it to
MC68HC08AZ32
3-eeprom
MOTOROLA
EEPROM
43
EEPROM
the user EEPROM array. When the EEPGM bit is cleared, the
program voltage is removed from the array and the internal
charge pump is turned off.
D. Any attempt to clear both EEPGM and EELAT bits with a
single instruction will only clear EEPGM. This is to allow time
for removal of high voltage from the EEPROM array.
E. While these operations must be performed in the order shown,
other unrelated operations may occur between the steps.
EEPROM erasing
The unprogrammed state is a logic ’1’. Only the valid EEPROM bytes in
the non-protected blocks and EENVR can be erased. When the array is
configured in the redundant mode, erasing the first 256 bytes will also
erase the last 256 bytes.
The following procedure shows how to erase EEPROM:
1. Clear/set EERAS1 and EERAS0 to select byte/block/bulk
erase, and set EELAT in EECR (see Note F.)
2. Write any data to the desired address for byte erase, to any
address in the desired block for block erase, or to any array
address for bulk erase.
3. Set the EEPGM bit. (See Note G.)
4. Wait for a time, tbyte/tblock/tbulk before erasing the
byte/block/array.
5. Clear EEPGM bit.
6. Wait for the erasing voltage time to fall (tEEFPV).
7. Clear EELAT bits. (See Note H.)
8. Repeat steps 1 to 7 for more EEPROM byte/block erasing.
The EEBPx bit must be cleared to erase EEPROM data in the
corresponding block. If any EEBPx is set, the corresponding block
cannot be erased and bulk erase mode does not apply.
MC68HC08AZ32
44
4-eeprom
EEPROM
MOTOROLA
EEPROM
Functional description
NOTES:
F. Setting the EELAT bit configures the address and data buses
to latch data for erasing the array. Only valid EEPROM
addresses with its data will be latched. If another consecutive
valid EEPROM write occurs, this address and data will
override the previous address and data. In block erase mode,
any EEPROM address in the block may be used in step 2. All
locations within this block will be erased. In bulk erase mode,
any EEPROM address may be used to erase the whole
EEPROM. EENVR is not affected with block or bulk erase.
Any attempts to read other EEPROM data will result in the
latched data being read. If EELAT is set, other writes to the
EECR will be allowed after a valid EEPROM write.
G. The EEPGM bit cannot be set if the EELAT bit is cleared and
a non-EEPROM write has occurred. This is to ensure proper
erasing sequence. Once EEPGM is set, the type of erase
mode cannot be modified. If EEPGM is set, the on-board
charge pump generates the erase voltage and applies it to the
user EEPROM array. When the EEPGM bit is cleared, the
erase voltage is removed from the array and the internal
charge pump is turned off.
H. Any attempt to clear both EEPGM and EELAT bits with a
single instruction will only clear EEPGM. This is to allow time
for removal of high voltage from the EEPROM array.
In general, all bits should be erased before being programmed.
However, if program/erase cycling is of concern, minimize bit cycling in
each EEPROM byte. If any bit in a byte requires to be changed from a
’0’ to a ‘1’, the byte needs be erased before programming. Table 1
summarizes the conditions for erasing before programming.
MC68HC08AZ32
5-eeprom
MOTOROLA
EEPROM
45
EEPROM
Table 1. EEPROM program/erase cycling reduction
EEPROM block
protection
EEPROM Data To
Be Programmed
EEPROM Data
Before Programming
Erase Before
Programming?
0
0
No
0
1
No
1
0
Yes
1
1
No
The 512 bytes of EEPROM is divided into four 128 byte blocks. Each of
these blocks can be separately protected by the EEBPx bit. Any attempt
to program or erase memory locations within the protected block will not
allow the program/erase voltage to be applied to the array. Table 2
shows the address ranges within the blocks.
Table 2. EEPROM array address blocks
BLOCK
NUMBER
(EEBPx)
ADDRESS RANGE
EEBP0
$0800-$087F
EEBP1
$0880-$08FF
EEBP2
$0900-$097F
EEBP3
$0980-$09FF
If the EEBPx bit is set, the corresponding address block is protected.
These bits are effective after a reset or a read to EENVR register. The
block protect configuration can be modified by erasing/programming the
corresponding bits in the EENVR register and then reading the EENVR
register.
In redundant mode, EEBP3 and EEBP2 have no meaning.
MC68HC08AZ32
46
6-eeprom
EEPROM
MOTOROLA
EEPROM
Functional description
EEPROM
redundant mode
NOTE:
EEPROM
configuration
To extend the EEPROM data retention, the array can be placed in
redundant mode. In this mode, the first 256 bytes of user EEPROM array
is mapped to the last 256 bytes. Reading, programming and erasing of
the first 256 EEPROM bytes will physically affect two bytes of EEPROM.
Addressing the last 256 bytes will not be recognized. Block protection
still applies but EEBP3 and EEBP2 are meaningless.
It is recommended that the EEPROM be programmed in the
non-redundant mode and the data programmed to its corresponding
location before entering the redundant mode.
The EEPROM non-volatile register (EENVR) contains configurations
concerning block protection and redundancy. EENVR is physically
located on the bottom of the EEPROM array. The contents are
non-volatile and are not modified by reset. On reset, this special register
loads the EEPROM configuration into a corresponding volatile EEPROM
array configuration register (EEACR). Thereafter, all reads to the
EENVR will result in EEACR being reloaded.
The EEPROM configuration can be changed by programming/erasing
the EENVR like a normal EEPROM byte. The new array configuration
will take effect with a system reset or a read of the EENVR.
MCU configuration
The EEPROM non-volatile register (EENVR) also contains general
purpose bits which can be used to enable/disable functions within the
MCU which, for safety reasons, need to be controlled from non-volatile
memory. On reset, this special register loads the MCU configuration into
the volatile EEPROM array configuration register (EEACR). Thereafter,
all reads to the EENVR will result in EEACR being reloaded.
The MCU configuration can be changed by programming/erasing the
EENVR like a normal EEPROM byte. The new array configuration will
take effect with a system reset or a read of the EENVR.
MC68HC08AZ32
7-eeprom
MOTOROLA
EEPROM
47
EEPROM
MC68HC08AZ32
EEPROM Security
The MC68HC08AZ32 has a special security option which prevents
program/erase access to memory locations $08F0 to $08FF. This
security function is enabled by programming the CON0 bit in the EENVR
to 0.
In addition to disabling the program and erase operations on memory
locations $08F0 to $08FF the enabling of the security option has the
following effects:
NOTE:
•
Bulk and block erase modes are disabled.
•
Programming and erasing of thte EENVR is disabled.
•
Unsecure locations ($0800-$08EF) can be erased using the single
byte erase function as normal.
•
Secured locations can be read as normal.
•
Writing to a secured location no longer qualifies as a “valid
EEPROM write” as detailed in EEPROM programming Note A.,
and EEPROM erasing Note F.
Once armed, the security is permanently enabled. As a consequence, all
functions in the EENVR will remain in the state they were in immediately
before the security was enabled.
MC68HC08AZ32
48
8-eeprom
EEPROM
MOTOROLA
EEPROM
Functional description
EEPROM control
register (EECR)
This read/write register controls programming/erasing of the array.
7
EECR
$FE1D
READ:
6
5
4
3
2
0
EEBCLK
1
0
0
EEOFF
EERAS1 EERAS0
EELAT
EEPGM
WRITE:
RESET:
0
0
0
0
0
0
0
0
= Unimplemented
Figure 1. EEPROM control register (EECR)
EEBCLK - EEPROM BUS CLOCK ENABLE
This read/write bit determines which clock will be used to drive the
internal charge pump for programming/erasing. Reset clears this bit.
1 = Bus clock drives charge pump
0 = Internal RC oscillator drives charge pump
NOTE:
It is recommended that the internal RC oscillator is used to drive the
internal charge pump for applications which have a bus frequency in the
3-5V range.
EEOFF - EEPROM power down
This read/write bit disables the EEPROM module for lower power
consumption. Any attempts to access the array will give unpredictable
results. Reset clears this bit.
1 = Disable EEPROM array
0 = Enable EEPROM array
NOTE:
The EEPROM requires a recovery time tEEOFF to stabilize after clearing
the EEOFF bit.
MC68HC08AZ32
9-eeprom
MOTOROLA
EEPROM
49
EEPROM
EERAS1-EERAS0 — Erase bits
These read/write bits set the erase modes. Reset clears these bits.
Table 3. EEPROM program/erase mode select
EEBPx
EERAS1
EERA0
MODE
0
0
0
Byte Program
0
0
1
Byte Erase
0
1
0
Block Erase
0
1
1
Bulk Erase
1
X
X
No Erase/Program
X = don’t care
EELAT — EEPROM latch control
This read/write bit latches the address and data buses for
programming the EEPROM array. EELAT can not be cleared if
EEPGM is still set. Reset clears this bit.
1 = Buses configured for EEPROM programming
0 = Buses configured for normal read operation
EEPGM — EEPROM program/erase enable
This read/write bit enables the internal charge pump and applies the
programming/erasing voltage to the EEPROM array if the EELAT bit
is set and a write to a valid EEPROM location has occurred. Reset
clears the EEPGM bit.
1 = EEPROM programming/erasing power switched on
0 = EEPROM programming/erasing power switched off
NOTE:
Writing ‘0’s to both the EELAT and EEPGM bits with a single instruction
will only clear EEPGM. This is to allow time for the removal of high
voltage.
MC68HC08AZ32
50
10-eeprom
EEPROM
MOTOROLA
EEPROM
Functional description
EEPROM non-volatile register (EENVR) and EEPROM
array configuration register (EEACR)
EENVR
$FE1C
7
6
5
4
3
2
1
0
EERA
CON2
CON1
CON0
EEBP3
EEBP2
EEBP1
EEBP0
PV
PV
PV
PV
PV
PV
PV
PV
READ:
WRITE:
RESET:
PV = Programmed Value or ’1’ in the erased state.
Figure 2. EEPROM non-volatile register (EENVR)
EEACR
$FE1F
READ:
7
6
5
4
3
2
1
0
EERA
CON2
CON1
CON0
EEBP3
EEBP2
EEBP1
EEBP0
EENVR
EENVR
EENVR
EENVR
EENVR
EENVR
EENVR
EENVR
WRITE::
RESET:
= Unimplemented
Figure 3. EEPROM array control register (EEACR)
EERA — EEPROM redundant array
This programmable/erase/read bit in EENVR and read-only bit in
EEACR configures the array in redundant mode. Reset loads EERA
from EENVR to EEACR.
1 = EEPROM array is in redundant mode configuration
0 = EEPROM array is in normal mode configuration
CONx — MCU configuration bits
These read/write bits can be used to enable/disable functions within
the MCU. Reset loads CONx from EENVR to EEACR.
CON2 — Unused
CON1 — Unused
CON0 — EEPROM security
1 = EEPROM security disabled
0 = EEPROM security enabled
MC68HC08AZ32
11-eeprom
MOTOROLA
EEPROM
51
EEPROM
EEBP3-EEBP0 — EEPROM block protection bits.
These read/write bits prevent blocks of EEPROM array from being
programmed or erased. Reset loads EEBP[3:0] from EENVR to
EEACR.
1 = EEPROM array block is protected
0 = EEPROM array block is unprotected
Low power modes
The WAIT and STOP instructions can put the MCU in low power
consumption standby modes.
WAIT mode
The WAIT instruction does not affect the EEPROM. It is possible to
program the EEPROM and put the MCU in WAIT mode. However, if the
EEPROM is inactive, power can be reduced by setting the EEOFF bit
before executing the WAIT instruction.
STOP mode
The STOP instruction reduces the EEPROM power consumption to a
minimum. The STOP instruction should not be executed while the high
voltage is turned on (EEPGM=1).
If STOP mode is entered while program/erase is in progress, high
voltage will automatically be turned off. However, the EEPGM bit will
remain set. When STOP mode is terminated, if EEPGM is still set, the
high voltage will automatically be turned back on. Program/erase time
will need to be extended if program/erase is interrupted by entering
STOP mode.
The module requires a recovery time tEESTOP to stabilize after leaving
STOP mode. Attempts to access the array during the recovery time will
result in unpredictable behavior.
MC68HC08AZ32
52
12-eeprom
EEPROM
MOTOROLA
Central Processor Unit (CPU)
CPU
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
CPU registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Accumulator (A) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Index register (H:X). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Stack pointer (SP). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Program counter (PC). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Condition code register (CCR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Arithmetic/logic unit (ALU). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
CPU during break interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Instruction Set Summary. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Opcode Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Introduction
This section describes the central processor unit (CPU8). The M68HC08
CPU is an enhanced and fully object-code-compatible version of the
M68HC05 CPU. The CPU08 Reference Manual (Motorola document
number CPU08RM/AD) contains a description of the CPU instruction
set, addressing modes, and architecture.
MC68HC08AZ32
1-cpu
MOTOROLA
Central Processor Unit (CPU)
53
Central Processor Unit (CPU)
Features
Features of the CPU include the following:
•
Full upward, object-code compatibility with M68HC05 family
•
16-bit stack pointer with stack manipulation instructions
•
16-bit index register with X-register manipulation instructions
•
8.4MHz CPU internal bus frequency
•
64K byte program/data memory space
•
16 addressing modes
•
Memory-to-memory data moves without using accumulator
•
Fast 8-bit by 8-bit multiply and 16-bit by 8-bit divide instructions
•
Enhanced binary-coded decimal (BCD) data handling
•
Modular architecture with expandable internal bus definition for
extension of addressing range beyond 64K bytes
•
Low-power STOP and WAIT Modes
MC68HC08AZ32
54
2--cpu
Central Processor Unit (CPU)
MOTOROLA
Central Processor Unit (CPU)
CPU registers
CPU registers
Figure 1. shows the five CPU registers. CPU registers are not part of
the memory map.
7
0
ACCUMULATOR (A)
15
0
H
X
INDEX REGISTER (H:X)
0
15
STACK POINTER (SP)
0
15
PROGRAM COUNTER (PC)
7
0
V 1 1 H I N Z C CONDITION CODE REGISTER (CCR)
CARRY/BORROW FLAG
ZERO FLAG
NEGATIVE FLAG
INTERRUPT MASK
HALF-CARRY FLAG
TWO’S COMPLEMENT OVERFLOW FLAG
Figure 1. CPU registers
Accumulator (A)
The accumulator is a general-purpose 8-bit register. The CPU uses the
accumulator to hold operands and the results of arithmetic/logic
operations.
Bit 7
6
5
4
3
2
1
Bit 0
Read:
A
Write:
Reset:
Unaffected by reset
Figure 1. Accumulator (A)
MC68HC08AZ32
3-cpu
MOTOROLA
Central Processor Unit (CPU)
55
Central Processor Unit (CPU)
Index register
(H:X)
The 16-bit index register allows indexed addressing of a 64K byte
memory space. H is the upper byte of the index register and X is the
lower byte. H:X is the concatenated 16-bit index register.
In the indexed addressing modes, the CPU uses the contents of the
index register to determine the conditional address of the operand.
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
Bit
0
0
0
0
0
0
0
0
0
X
X
X
X
X
X
X
X
Read:
H:X
Write:
Reset:
X = Indeterminate
Figure 1. Index register (H:X)
The index register can also be used as a temporary data storage
location.
Stack pointer (SP)
The stack pointer is a 16-bit register that contains the address of the next
location on the stack. During a reset, the stack pointer is preset to
$00FF. The reset stack pointer (RSP) instruction sets the least
significant byte to $FF and does not affect the most significant byte. The
stack pointer decrements as data is pushed onto the stack and
increments as data is pulled from the stack.
In the stack pointer 8-bit offset and 16-bit offset addressing modes, the
stack pointer can function as an index register to access data on the
stack. The CPU uses the contents of the stack pointer to determine the
conditional address of the operand.
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
Bit
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
Read:
SP
Write:
Reset:
Figure 1. Stack pointer (SP)
MC68HC08AZ32
56
4-cpu
Central Processor Unit (CPU)
MOTOROLA
Central Processor Unit (CPU)
CPU registers
NOTE:
Program counter
(PC)
The location of the stack is arbitrary and may be relocated anywhere in
RAM. Moving the SP out of page zero ($0000 to $00FF) frees direct
address (page zero) space. For correct operation, the stack pointer must
point only to RAM locations.
The program counter is a 16-bit register that contains the address of the
next instruction or operand to be fetched.
Normally, the program counter automatically increments to the next
sequential memory location every time an instruction or operand is
fetched. Jump, branch, and interrupt operations load the program
counter with an address other than that of the next sequential location.
During reset, the program counter is loaded with the reset vector
address located at $FFFE and $FFFF. The vector address is the
address of the first instruction to be executed after exiting the reset state.
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
Bit
0
1
Read:
PC
Write:
Reset:
Loaded with vector from $FFFE and $FFFF
Figure 1. Program counter (PC)
Condition code
register (CCR)
The 8-bit condition code register contains the interrupt mask and five
flags that indicate the results of the instruction just executed. Bits 6 and
5 are set permanently to ‘1’. The following paragraphs describe the
functions of the condition code register.
Bit 7
6
5
4
3
2
1
Bit 0
V
1
1
H
I
N
Z
C
X
1
1
X
1
X
X
X
Read:
CCR
Write:
Reset:
X = Indeterminate
Figure 1. Condition code register (CCR)
MC68HC08AZ32
5-cpu
MOTOROLA
Central Processor Unit (CPU)
57
Central Processor Unit (CPU)
V — Overflow flag
The CPU sets the overflow flag when a two's complement overflow
occurs. The signed branch instructions BGT, BGE, BLE, and BLT use
the overflow flag.
1 = Overflow
0 = No overflow
H — Half-carry flag
The CPU sets the half-carry flag when a carry occurs between
accumulator bits 3 and 4 during an ADD or ADC operation. The
half-carry flag is required for binary-coded decimal (BCD) arithmetic
operations. The DAA instruction uses the states of the H and C flags
to determine the appropriate correction factor.
1 = Carry between bits 3 and 4
0 = No carry between bits 3 and 4
I — Interrupt mask
When the interrupt mask is set, all maskable CPU interrupts are
disabled. CPU interrupts are enabled when the interrupt mask is
cleared. When a CPU interrupt occurs, the interrupt mask is set
automatically after the CPU registers are saved on the stack, but
before the interrupt vector is fetched.
1 = Interrupts disabled
0 = Interrupts enabled
NOTE:
To maintain M6805 compatibility, the upper byte of the index register (H)
is not stacked automatically. If the interrupt service routine modifies H,
then the user must stack and unstack H using the PSHH and PULH
instructions.
After the I bit is cleared, the highest-priority interrupt request is
serviced first.
A return from interrupt (RTI) instruction pulls the CPU registers from the
stack and restores the interrupt mask from the stack. After any reset, the
interrupt mask is set and can only be cleared by the clear interrupt mask
software instruction (CLI).
MC68HC08AZ32
58
6-cpu
Central Processor Unit (CPU)
MOTOROLA
Central Processor Unit (CPU)
CPU registers
N — Negative flag
The CPU sets the negative flag when an arithmetic operation, logic
operation, or data manipulation produces a negative result, setting bit
7 of the result.
1 = Negative result
0 = Non-negative result
Z — Zero flag
The CPU sets the zero flag when an arithmetic operation, logic
operation, or data manipulation produces a result of $00.
1 = Zero result
0 = Non-zero result
C — Carry/borrow flag
The CPU sets the carry/borrow flag when an addition operation
produces a carry out of bit 7 of the accumulator or when a subtraction
operation requires a borrow. Some instructions - such as bit test and
branch, shift, and rotate - also clear or set the carry/borrow flag.
1 = Carry out of bit 7
0 = No carry out of bit 7
MC68HC08AZ32
7-cpu
MOTOROLA
Central Processor Unit (CPU)
59
Central Processor Unit (CPU)
Arithmetic/logic unit (ALU)
The ALU performs the arithmetic and logic operations defined by the
instruction set.
Refer to the CPU08 Reference Manual (Motorola document number
CPU08RM/AD) for a description of the instructions and addressing
modes and more detail about CPU architecture.
CPU during break interrupts
If the break module is enabled, a break interrupt causes the CPU to
execute the software interrupt instruction (SWI) at the completion of the
current CPU instruction. See Break Module on page 129. The program
counter vectors to $FFFC–$FFFD ($FEFC–$FEFD in monitor mode).
A return from interrupt instruction (RTI) in the break routine ends the
break interrupt and returns the MCU to normal operation if the break
interrupt has been deasserted.
MC68HC08AZ32
60
8-cpu
Central Processor Unit (CPU)
MOTOROLA
Central Processor Unit (CPU)
Instruction Set Summary
Instruction Set Summary
Table 1 provides a summary of the M68HC08 instruction set.
V H I N Z C
ADC #opr
ADC opr
ADC opr
ADC opr,X
ADC opr,X
ADC ,X
ADC opr,SP
ADC opr,SP
A ← (A) + (M) + (C)
Add with Carry
IMM
DIR
EXT
↕ ↕ – ↕ ↕ ↕ IX2
IX1
IX
SP1
SP2
A9
B9
C9
D9
E9
F9
9EE9
9ED9
ii
dd
hh ll
ee ff
ff
IMM
DIR
EXT
↕ ↕ – ↕ ↕ ↕ IX2
IX1
IX
SP1
SP2
AB
BB
CB
DB
EB
FB
9EEB
9EDB
ii
dd
hh ll
ee ff
ff
ADD #opr
ADD opr
ADD opr
ADD opr,X
ADD opr,X
ADD ,X
ADD opr,SP
ADD opr,SP
Add without Carry
AIS #opr
Add Immediate Value (Signed) to SP
SP ← (SP) + (16 « M)
– – – – – – IMM
AIX #opr
Add Immediate Value (Signed) to H:X
H:X ← (H:X) + (16 « M)
A ← (A) & (M)
AND #opr
AND opr
AND opr
AND opr,X
AND opr,X
AND ,X
AND opr,SP
AND opr,SP
ASL opr
ASLA
ASLX
ASL opr,X
ASL ,X
ASL opr,SP
Arithmetic Shift Left
(Same as LSL)
C
b7
ASR opr
ASRA
ASRX
ASR opr,X
ASR opr,X
ASR opr,SP
Arithmetic Shift Right
BCC rel
Branch if Carry Bit Clear
b7
ff
ee ff
A7
ii
2
– – – – – – IMM
AF
ii
2
IMM
DIR
EXT
0 – – ↕ ↕ – IX2
IX1
IX
SP1
SP2
A4
B4
C4
D4
E4
F4
9EE4
9ED4
ii
dd
hh ll
ee ff
ff
2
3
4
4
3
2
4
5
0
DIR
INH
↕ – – ↕ ↕ ↕ INH
IX1
IX
SP1
38 dd
48
58
68 ff
78
9E68 ff
4
1
1
4
3
5
C
DIR
INH
↕ – – ↕ ↕ ↕ INH
IX1
IX
SP1
37 dd
47
57
67 ff
77
9E67 ff
4
1
1
4
3
5
b0
b0
PC ← (PC) + 2 + rel ? (C) = 0
– – – – – – REL
24
ff
ee ff
rr
3
MC68HC08AZ32
9-cpu
MOTOROLA
2
3
4
4
3
2
4
5
2
3
4
4
3
2
4
5
A ← (A) + (M)
Logical AND
ff
ee ff
Cycles
Description
Operand
Operation
Effect on
CCR
Opcode
Source
Form
Address
Mode
Table 1 Instruction Set Summary
Central Processor Unit (CPU)
61
Central Processor Unit (CPU)
V H I N Z C
Mn ← 0
Cycles
Description
Operand
Operation
Effect on
CCR
Opcode
Source
Form
Address
Mode
Table 1 Instruction Set Summary (Continued)
DIR (b0)
DIR (b1)
DIR (b2)
(b3)
– – – – – – DIR
DIR (b4)
DIR (b5)
DIR (b6)
DIR (b7)
11
13
15
17
19
1B
1D
1F
dd
dd
dd
dd
dd
dd
dd
dd
4
4
4
4
4
4
4
4
BCLR n, opr
Clear Bit n in M
BCS rel
Branch if Carry Bit Set (Same as BLO)
PC ← (PC) + 2 + rel ? (C) = 1
– – – – – – REL
25
rr
3
BEQ rel
Branch if Equal
PC ← (PC) + 2 + rel ? (Z) = 1
– – – – – – REL
27
rr
3
BGE opr
Branch if Greater Than or Equal To
(Signed Operands)
PC ← (PC) + 2 + rel ? (N ⊕ V) = 0
– – – – – – REL
90
rr
3
BGT opr
Branch if Greater Than (Signed
Operands)
PC ← (PC) + 2 + rel ? (Z) | (N ⊕ V) = 0 – – – – – – REL
92
rr
3
BHCC rel
Branch if Half Carry Bit Clear
PC ← (PC) + 2 + rel ? (H) = 0
– – – – – – REL
28
rr
3
BHCS rel
Branch if Half Carry Bit Set
PC ← (PC) + 2 + rel ? (H) = 1
– – – – – – REL
29
rr
BHI rel
Branch if Higher
PC ← (PC) + 2 + rel ? (C) | (Z) = 0
– – – – – – REL
22
rr
3
BHS rel
Branch if Higher or Same
(Same as BCC)
PC ← (PC) + 2 + rel ? (C) = 0
– – – – – – REL
24
rr
3
BIH rel
Branch if IRQ Pin High
PC ← (PC) + 2 + rel ? IRQ = 1
– – – – – – REL
2F
rr
3
BIL rel
Branch if IRQ Pin Low
PC ← (PC) + 2 + rel ? IRQ = 0
– – – – – – REL
2E
rr
3
(A) & (M)
IMM
DIR
EXT
0 – – ↕ ↕ – IX2
IX1
IX
SP1
SP2
A5
B5
C5
D5
E5
F5
9EE5
9ED5
ii
dd
hh ll
ee ff
ff
ff
ee ff
2
3
4
4
3
2
4
5
93
rr
3
BIT #opr
BIT opr
BIT opr
BIT opr,X
BIT opr,X
BIT ,X
BIT opr,SP
BIT opr,SP
Bit Test
BLE opr
Branch if Less Than or Equal To
(Signed Operands)
BLO rel
Branch if Lower (Same as BCS)
BLS rel
PC ← (PC) + 2 + rel ? (Z) | (N ⊕ V) = 1 – – – – – – REL
3
PC ← (PC) + 2 + rel ? (C) = 1
– – – – – – REL
25
rr
3
Branch if Lower or Same
PC ← (PC) + 2 + rel ? (C) | (Z) = 1
– – – – – – REL
23
rr
3
BLT opr
Branch if Less Than (Signed Operands)
PC ← (PC) + 2 + rel ? (N ⊕ V) =1
– – – – – – REL
91
rr
3
BMC rel
Branch if Interrupt Mask Clear
PC ← (PC) + 2 + rel ? (I) = 0
– – – – – – REL
2C
rr
3
BMI rel
Branch if Minus
PC ← (PC) + 2 + rel ? (N) = 1
– – – – – – REL
2B
rr
3
BMS rel
Branch if Interrupt Mask Set
PC ← (PC) + 2 + rel ? (I) = 1
– – – – – – REL
2D
rr
3
MC68HC08AZ32
62
10-cpu
Central Processor Unit (CPU)
MOTOROLA
Central Processor Unit (CPU)
Instruction Set Summary
V H I N Z C
Cycles
Description
Operand
Operation
Effect on
CCR
Opcode
Source
Form
Address
Mode
Table 1 Instruction Set Summary (Continued)
BNE rel
Branch if Not Equal
PC ← (PC) + 2 + rel ? (Z) = 0
– – – – – – REL
26
rr
3
BPL rel
Branch if Plus
PC ← (PC) + 2 + rel ? (N) = 0
– – – – – – REL
2A
rr
3
BRA rel
Branch Always
PC ← (PC) + 2 + rel
– – – – – – REL
20
rr
3
DIR (b0)
DIR (b1)
DIR (b2)
(b3)
– – – – – ↕ DIR
DIR (b4)
DIR (b5)
DIR (b6)
DIR (b7)
01
03
05
07
09
0B
0D
0F
dd rr
dd rr
dd rr
dd rr
dd rr
dd rr
dd rr
dd rr
5
5
5
5
5
5
5
5
– – – – – – REL
21
rr
3
PC ← (PC) + 3 + rel ? (Mn) = 1
DIR (b0)
DIR (b1)
DIR (b2)
(b3)
– – – – – ↕ DIR
DIR (b4)
DIR (b5)
DIR (b6)
DIR (b7)
00
02
04
06
08
0A
0C
0E
dd rr
dd rr
dd rr
dd rr
dd rr
dd rr
dd rr
dd rr
5
5
5
5
5
5
5
5
Mn ← 1
DIR (b0)
DIR (b1)
DIR (b2)
(b3)
– – – – – – DIR
DIR (b4)
DIR (b5)
DIR (b6)
DIR (b7)
10
12
14
16
18
1A
1C
1E
dd
dd
dd
dd
dd
dd
dd
dd
4
4
4
4
4
4
4
4
PC ← (PC) + 2; push (PCL)
SP ← (SP) – 1; push (PCH)
SP ← (SP) – 1
PC ← (PC) + rel
– – – – – – REL
AD
rr
4
PC ← (PC) + 3 + rel ? (A) – (M) = $00
PC ← (PC) + 3 + rel ? (A) – (M) = $00
PC ← (PC) + 3 + rel ? (X) – (M) = $00
PC ← (PC) + 3 + rel ? (A) – (M) = $00
PC ← (PC) + 2 + rel ? (A) – (M) = $00
PC ← (PC) + 4 + rel ? (A) – (M) = $00
DIR
IMM
– – – – – – IMM
IX1+
IX+
SP1
31
41
51
61
71
9E61
dd rr
ii rr
ii rr
ff rr
rr
ff rr
5
4
4
5
4
6
BRCLR n,opr,rel Branch if Bit n in M Clear
BRN rel
Branch Never
BRSET n,opr,rel Branch if Bit n in M Set
BSET n,opr
Set Bit n in M
BSR rel
Branch to Subroutine
CBEQ opr,rel
CBEQA #opr,rel
CBEQX #opr,rel Compare and Branch if Equal
CBEQ opr,X+,rel
CBEQ X+,rel
CBEQ opr,SP,rel
PC ← (PC) + 3 + rel ? (Mn) = 0
PC ← (PC) + 2
CLC
Clear Carry Bit
C←0
– – – – – 0 INH
98
1
CLI
Clear Interrupt Mask
I←0
– – 0 – – – INH
9A
2
M ← $00
A ← $00
X ← $00
H ← $00
M ← $00
M ← $00
M ← $00
DIR
INH
INH
0 – – 0 1 – INH
IX1
IX
SP1
CLR opr
CLRA
CLRX
CLRH
CLR opr,X
CLR ,X
CLR opr,SP
Clear
3
1
1
1
3
2
4
MC68HC08AZ32
11-cpu
MOTOROLA
3F dd
4F
5F
8C
6F ff
7F
9E6F ff
Central Processor Unit (CPU)
63
Central Processor Unit (CPU)
V H I N Z C
CMP #opr
CMP opr
CMP opr
CMP opr,X
CMP opr,X
CMP ,X
CMP opr,SP
CMP opr,SP
Compare A with M
COM opr
COMA
COMX
COM opr,X
COM ,X
COM opr,SP
Complement (One’s Complement)
CPHX #opr
CPHX opr
Compare H:X with M
CPX #opr
CPX opr
CPX opr
CPX ,X
CPX opr,X
CPX opr,X
CPX opr,SP
CPX opr,SP
Compare X with M
DAA
Decimal Adjust A
Decrement
DIV
Divide
EOR #opr
EOR opr
EOR opr
EOR opr,X
EOR opr,X
EOR ,X
EOR opr,SP
EOR opr,SP
Exclusive OR M with A
A1
B1
C1
D1
E1
F1
9EE1
9ED1
M ← (M) = $FF – (M)
A ← (A) = $FF – (M)
X ← (X) = $FF – (M)
M ← (M) = $FF – (M)
M ← (M) = $FF – (M)
M ← (M) = $FF – (M)
DIR
INH
0 – – ↕ ↕ 1 INH
IX1
IX
SP1
33 dd
43
53
63 ff
73
9E63 ff
(H:X) – (M:M + 1)
↕ – – ↕ ↕ ↕ IMM
DIR
65
75
ii ii+1
dd
3
4
(X) – (M)
IMM
DIR
EXT
↕ – – ↕ ↕ ↕ IX2
IX1
IX
SP1
SP2
A3
B3
C3
D3
E3
F3
9EE3
9ED3
ii
dd
hh ll
ee ff
ff
2
3
4
4
3
2
4
5
U – – ↕ ↕ ↕ INH
72
(A)10
DBNZ opr,rel
DBNZA rel
DBNZX rel
Decrement and Branch if Not Zero
DBNZ opr,X,rel
DBNZ X,rel
DBNZ opr,SP,rel
DEC opr
DECA
DECX
DEC opr,X
DEC ,X
DEC opr,SP
IMM
DIR
EXT
↕ – – ↕ ↕ ↕ IX2
IX1
IX
SP1
SP2
(A) – (M)
A ← (A) – 1 or M ← (M) – 1 or X ← (X) – 1
PC ← (PC) + 3 + rel ? (result) ≠ 0
DIR
PC ← (PC) + 2 + rel ? (result) ≠ 0
INH
PC ← (PC) + 2 + rel ? (result) ≠ 0
– – – – – – INH
PC ← (PC) + 3 + rel ? (result) ≠ 0
IX1
PC ← (PC) + 2 + rel ? (result) ≠ 0
IX
PC ← (PC) + 4 + rel ? (result) ≠ 0
SP1
M ← (M) – 1
A ← (A) – 1
X ← (X) – 1
M ← (M) – 1
M ← (M) – 1
M ← (M) – 1
DIR
INH
↕ – – ↕ ↕ – INH
IX1
IX
SP1
A ← (H:A)/(X)
H ← Remainder
– – – – ↕ ↕ INH
52
A ← (A ⊕ M)
IMM
DIR
EXT
0 – – ↕ ↕ – IX2
IX1
IX
SP1
SP2
A8
B8
C8
D8
E8
F8
9EE8
9ED8
MC68HC08AZ32
64
3B
4B
5B
6B
7B
9E6B
ii
dd
hh ll
ee ff
ff
Cycles
Description
Operand
Operation
Effect on
CCR
Opcode
Source
Form
Address
Mode
Table 1 Instruction Set Summary (Continued)
ff
ee ff
2
3
4
4
3
2
4
5
4
1
1
4
3
5
ff
ee ff
2
dd rr
rr
rr
ff rr
rr
ff rr
3A dd
4A
5A
6A ff
7A
9E6A ff
5
3
3
5
4
6
4
1
1
4
3
5
7
ii
dd
hh ll
ee ff
ff
ff
ee ff
2
3
4
4
3
2
4
5
12-cpu
Central Processor Unit (CPU)
MOTOROLA
Central Processor Unit (CPU)
Instruction Set Summary
V H I N Z C
INC opr
INCA
INCX
INC opr,X
INC ,X
INC opr,SP
JMP opr
JMP opr
JMP opr,X
JMP opr,X
JMP ,X
JSR opr
JSR opr
JSR opr,X
JSR opr,X
JSR ,X
Load A from M
LDHX #opr
LDHX opr
Load H:X from M
LSL opr
LSLA
LSLX
LSL opr,X
LSL ,X
LSL opr,SP
DIR
INH
↕ – – ↕ ↕ – INH
IX1
IX
SP1
PC ← Jump Address
DIR
EXT
– – – – – – IX2
IX1
IX
BC
CC
DC
EC
FC
dd
hh ll
ee ff
ff
2
3
4
3
2
PC ← (PC) + n (n = 1, 2, or 3)
Push (PCL); SP ← (SP) – 1
Push (PCH); SP ← (SP) – 1
PC ← Unconditional Address
DIR
EXT
– – – – – – IX2
IX1
IX
BD
CD
DD
ED
FD
dd
hh ll
ee ff
ff
4
5
6
5
4
A ← (M)
IMM
DIR
EXT
0 – – ↕ ↕ – IX2
IX1
IX
SP1
SP2
A6
B6
C6
D6
E6
F6
9EE6
9ED6
ii
dd
hh ll
ee ff
ff
ff
ee ff
2
3
4
4
3
2
4
5
H:X ← (M:M + 1)
0 – – ↕ ↕ – IMM
DIR
45
55
ii jj
dd
3
4
X ← (M)
IMM
DIR
EXT
0 – – ↕ ↕ – IX2
IX1
IX
SP1
SP2
AE
BE
CE
DE
EE
FE
9EEE
9EDE
ii
dd
hh ll
ee ff
ff
2
3
4
4
3
2
4
5
0
DIR
INH
↕ – – ↕ ↕ ↕ INH
IX1
IX
SP1
38 dd
48
58
68 ff
78
9E68 ff
4
1
1
4
3
5
C
DIR
INH
↕ – – 0 ↕ ↕ INH
IX1
IX
SP1
34 dd
44
54
64 ff
74
9E64 ff
4
1
1
4
3
5
Jump
LDA #opr
LDA opr
LDA opr
LDA opr,X
LDA opr,X
LDA ,X
LDA opr,SP
LDA opr,SP
LDX #opr
LDX opr
LDX opr
LDX opr,X
LDX opr,X
LDX ,X
LDX opr,SP
LDX opr,SP
M ← (M) + 1
A ← (A) + 1
X ← (X) + 1
M ← (M) + 1
M ← (M) + 1
M ← (M) + 1
Increment
Jump to Subroutine
Load X from M
Logical Shift Left
(Same as ASL)
LSR opr
LSRA
LSRX
LSR opr,X
LSR ,X
LSR opr,SP
Logical Shift Right
MOV opr,opr
MOV opr,X+
MOV #opr,opr
MOV X+,opr
Move
MUL
Unsigned multiply
C
b7
b0
0
b7
b0
3C dd
4C
5C
6C ff
7C
9E6C ff
H:X ← (H:X) + 1 (IX+D, DIX+)
DD
0 – – ↕ ↕ – DIX+
IMD
IX+D
4E
5E
6E
7E
X:A ← (X) × (A)
– 0 – – – 0 INH
42
(M)Destination ← (M)Source
ff
ee ff
dd dd
dd
ii dd
dd
4
1
1
4
3
5
5
4
4
4
5
MC68HC08AZ32
13-cpu
MOTOROLA
Cycles
Description
Operand
Operation
Effect on
CCR
Opcode
Source
Form
Address
Mode
Table 1 Instruction Set Summary (Continued)
Central Processor Unit (CPU)
65
Central Processor Unit (CPU)
V H I N Z C
NEG opr
NEGA
NEGX
NEG opr,X
NEG ,X
NEG opr,SP
Negate (Two’s Complement)
NOP
NSA
30 dd
40
50
60 ff
70
9E60 ff
Cycles
Description
Operand
Operation
Effect on
CCR
Opcode
Source
Form
Address
Mode
Table 1 Instruction Set Summary (Continued)
M ← –(M) = $00 – (M)
A ← –(A) = $00 – (A)
X ← –(X) = $00 – (X)
M ← –(M) = $00 – (M)
M ← –(M) = $00 – (M)
DIR
INH
↕ – – ↕ ↕ ↕ INH
IX1
IX
SP1
4
1
1
4
3
5
No Operation
None
– – – – – – INH
9D
1
Nibble Swap A
A ← (A[3:0]:A[7:4])
– – – – – – INH
62
3
A ← (A) | (M)
IMM
DIR
EXT
0 – – ↕ ↕ – IX2
IX1
IX
SP1
SP2
AA
BA
CA
DA
EA
FA
9EEA
9EDA
ORA #opr
ORA opr
ORA opr
ORA opr,X
ORA opr,X
ORA ,X
ORA opr,SP
ORA opr,SP
Inclusive OR A and M
PSHA
Push A onto Stack
Push (A); SP ← (SP) – 1
– – – – – – INH
87
2
PSHH
Push H onto Stack
Push (H); SP ← (SP) – 1
– – – – – – INH
8B
2
PSHX
Push X onto Stack
Push (X); SP ← (SP) – 1
– – – – – – INH
89
2
PULA
Pull A from Stack
SP ← (SP + 1); Pull (A)
– – – – – – INH
86
2
PULH
Pull H from Stack
SP ← (SP + 1); Pull (H)
– – – – – – INH
8A
2
PULX
Pull X from Stack
SP ← (SP + 1); Pull (X)
– – – – – – INH
88
2
C
DIR
INH
↕ – – ↕ ↕ ↕ INH
IX1
IX
SP1
39 dd
49
59
69 ff
79
9E69 ff
4
1
1
4
3
5
DIR
INH
↕ – – ↕ ↕ ↕ INH
IX1
IX
SP1
36 dd
46
56
66 ff
76
9E66 ff
4
1
1
4
3
5
ROL opr
ROLA
ROLX
ROL opr,X
ROL ,X
ROL opr,SP
Rotate Left through Carry
b7
b0
ii
dd
hh ll
ee ff
ff
ff
ee ff
2
3
4
4
3
2
4
5
ROR opr
RORA
RORX
ROR opr,X
ROR ,X
ROR opr,SP
Rotate Right through Carry
RSP
Reset Stack Pointer
SP ← $FF
– – – – – – INH
9C
1
RTI
Return from Interrupt
SP ← (SP) + 1; Pull (CCR)
SP ← (SP) + 1; Pull (A)
SP ← (SP) + 1; Pull (X)
SP ← (SP) + 1; Pull (PCH)
SP ← (SP) + 1; Pull (PCL)
↕ ↕ ↕ ↕ ↕ ↕ INH
80
7
RTS
Return from Subroutine
SP ← SP + 1; Pull (PCH)
SP ← SP + 1; Pull (PCL)
– – – – – – INH
81
4
C
b7
b0
MC68HC08AZ32
66
14-cpu
Central Processor Unit (CPU)
MOTOROLA
Central Processor Unit (CPU)
Instruction Set Summary
V H I N Z C
SBC #opr
SBC opr
SBC opr
SBC opr,X
SBC opr,X
SBC ,X
SBC opr,SP
SBC opr,SP
Subtract with Carry
SEC
Set Carry Bit
SEI
Set Interrupt Mask
STA opr
STA opr
STA opr,X
STA opr,X
STA ,X
STA opr,SP
STA opr,SP
Store A in M
STHX opr
Store H:X in M
STOP
Enable IRQ Pin; Stop Oscillator
STX opr
STX opr
STX opr,X
STX opr,X
STX ,X
STX opr,SP
STX opr,SP
SUB #opr
SUB opr
SUB opr
SUB opr,X
SUB opr,X
SUB ,X
SUB opr,SP
SUB opr,SP
Store X in M
Subtract
IMM
DIR
EXT
↕ – – ↕ ↕ ↕ IX2
IX1
IX
SP1
SP2
A2
B2
C2
D2
E2
F2
9EE2
9ED2
C←1
– – – – – 1 INH
99
1
I←1
– – 1 – – – INH
9B
2
M ← (A)
DIR
EXT
IX2
0 – – ↕ ↕ – IX1
IX
SP1
SP2
B7
C7
D7
E7
F7
9EE7
9ED7
(M:M + 1) ← (H:X)
0 – – ↕ ↕ – DIR
35
I ← 0; Stop Oscillator
– – 0 – – – INH
8E
M ← (X)
DIR
EXT
IX2
0 – – ↕ ↕ – IX1
IX
SP1
SP2
BF
CF
DF
EF
FF
9EEF
9EDF
dd
hh ll
ee ff
ff
IMM
DIR
EXT
↕ – – ↕ ↕ ↕ IX2
IX1
IX
SP1
SP2
A0
B0
C0
D0
E0
F0
9EE0
9ED0
ii
dd
hh ll
ee ff
ff
– – 1 – – – INH
83
9
A ← (A) – (M) – (C)
A ← (A) – (M)
ii
dd
hh ll
ee ff
ff
Cycles
Description
Operand
Operation
Effect on
CCR
Opcode
Source
Form
Address
Mode
Table 1 Instruction Set Summary (Continued)
ff
ee ff
dd
hh ll
ee ff
ff
2
3
4
4
3
2
4
5
ff
ee ff
3
4
4
3
2
4
5
dd
4
1
ff
ee ff
ff
ee ff
3
4
4
3
2
4
5
2
3
4
4
3
2
4
5
SWI
Software Interrupt
PC ← (PC) + 1; Push (PCL)
SP ← (SP) – 1; Push (PCH)
SP ← (SP) – 1; Push (X)
SP ← (SP) – 1; Push (A)
SP ← (SP) – 1; Push (CCR)
SP ← (SP) – 1; I ← 1
PCH ← Interrupt Vector High Byte
PCL ← Interrupt Vector Low Byte
TAP
Transfer A to CCR
CCR ← (A)
↕ ↕ ↕ ↕ ↕ ↕ INH
84
2
TAX
Transfer A to X
X ← (A)
– – – – – – INH
97
1
TPA
Transfer CCR to A
A ← (CCR)
– – – – – – INH
85
1
MC68HC08AZ32
15-cpu
MOTOROLA
Central Processor Unit (CPU)
67
Central Processor Unit (CPU)
V H I N Z C
TST opr
TSTA
TSTX
TST opr,X
TST ,X
TST opr,SP
Test for Negative or Zero
TSX
Transfer SP to H:X
TXA
Transfer X to A
TXS
Transfer H:X to SP
(A) – $00 or (X) – $00 or (M) – $00
DIR
INH
0 – – ↕ ↕ – INH
IX1
IX
SP1
H:X ← (SP) + 1
– – – – – – INH
95
2
A ← (X)
– – – – – – INH
9F
1
(SP) ← (H:X) – 1
– – – – – – INH
94
2
A Accumulatorn
C Carry/borrow bitopr
CCRCondition code registerPC
ddDirect address of operandPCH
dd rrDirect address of operand and relative offset of branch instructionPCL
DDDirect to direct addressing modeREL
DIRDirect addressing moderel
DIX+Direct to indexed with post increment addressing moderr
ee ffHigh and low bytes of offset in indexed, 16-bit offset addressingSP1
EXTExtended addressing modeSP2
ff Offset byte in indexed, 8-bit offset addressingSP
H Half-carry bitU
H Index register high byteV
hh llHigh and low bytes of operand address in extended addressingX
I Interrupt maskZ
ii Immediate operand byte&
IMDImmediate source to direct destination addressing mode|
IMMImmediate addressing mode⊕
INHInherent addressing mode( )
IXIndexed, no offset addressing mode–( )
IX+Indexed, no offset, post increment addressing mode#
IX+DIndexed with post increment to direct addressing mode«
IX1Indexed, 8-bit offset addressing mode←
IX1+Indexed, 8-bit offset, post increment addressing mode?
IX2Indexed, 16-bit offset addressing mode:
MMemory location↕
N Negative bit—
3D dd
4D
5D
6D ff
7D
9E6D ff
Cycles
Description
Operand
Operation
Effect on
CCR
Opcode
Source
Form
Address
Mode
Table 1 Instruction Set Summary (Continued)
3
1
1
3
2
4
Any bit
Operand (one or two bytes)
Program counter
Program counter high byte
Program counter low byte
Relative addressing mode
Relative program counter offset byte
Relative program counter offset byte
Stack pointer, 8-bit offset addressing mode
Stack pointer 16-bit offset addressing mode
Stack pointer
Undefined
Overflow bit
Index register low byte
Zero bit
Logical AND
Logical OR
Logical EXCLUSIVE OR
Contents of
Negation (two’s complement)
Immediate value
Sign extend
Loaded with
If
Concatenated with
Set or cleared
Not affected
Opcode Map
The opcode map is provided in Table 2 .
MC68HC08AZ32
68
16-cpu
Central Processor Unit (CPU)
MOTOROLA
17-cpu
MOTOROLA
Central Processor Unit (CPU)
4
BSET0
2 DIR
4
BCLR0
2 DIR
4
BSET1
2 DIR
4
BCLR1
2 DIR
4
BSET2
2 DIR
4
BCLR2
2 DIR
4
BSET3
2 DIR
4
BCLR3
2 DIR
4
BSET4
2 DIR
4
BCLR4
2 DIR
4
BSET5
2 DIR
4
BCLR5
2 DIR
4
BSET6
2 DIR
4
BCLR6
2 DIR
4
BSET7
2 DIR
4
BCLR7
2 DIR
1
3
BRA
2 REL
3
BRN
2 REL
3
BHI
2 REL
3
BLS
2 REL
3
BCC
2 REL
3
BCS
2 REL
3
BNE
2 REL
3
BEQ
2 REL
3
BHCC
2 REL
3
BHCS
2 REL
3
BPL
2 REL
3
BMI
2 REL
3
BMC
2 REL
3
BMS
2 REL
3
BIL
2 REL
3
BIH
2 REL
2
Branch
REL
4
INH
1
NEGX
1 INH
4
CBEQX
3 IMM
7
DIV
1 INH
1
COMX
1 INH
1
LSRX
1 INH
4
LDHX
2 DIR
1
RORX
1 INH
1
ASRX
1 INH
1
LSLX
1 INH
1
ROLX
1 INH
1
DECX
1 INH
3
DBNZX
2 INH
1
INCX
1 INH
1
TSTX
1 INH
4
MOV
2 DIX+
1
CLRX
1 INH
5
4
NEG
2
IX1
5
CBEQ
3 IX1+
3
NSA
1 INH
4
COM
2 IX1
4
LSR
2 IX1
3
CPHX
3 IMM
4
ROR
2 IX1
4
ASR
2 IX1
4
LSL
2 IX1
4
ROL
2 IX1
4
DEC
2 IX1
5
DBNZ
3 IX1
4
INC
2 IX1
3
TST
2 IX1
4
MOV
3 IMD
3
CLR
2 IX1
6
Read-Modify-Write
INH
IX1
7
IX
9
7
3
RTI
BGE
1 INH 2 REL
4
3
RTS
BLT
1 INH 2 REL
3
BGT
2 REL
9
3
SWI
BLE
1 INH 2 REL
2
2
TAP
TXS
1 INH 1 INH
1
2
TPA
TSX
1 INH 1 INH
2
PULA
1 INH
2
1
PSHA
TAX
1 INH 1 INH
2
1
PULX
CLC
1 INH 1 INH
2
1
PSHX
SEC
1 INH 1 INH
2
2
PULH
CLI
1 INH 1 INH
2
2
PSHH
SEI
1 INH 1 INH
1
1
CLRH
RSP
1 INH 1 INH
1
NOP
1 INH
1
STOP
*
1 INH
1
1
WAIT
TXA
1 INH 1 INH
8
Control
INH
INH
B
DIR
MSB
0
LSB
3
SUB
2 DIR
3
CMP
2 DIR
3
SBC
2 DIR
3
CPX
2 DIR
3
AND
2 DIR
3
BIT
2 DIR
3
LDA
2 DIR
3
STA
2 DIR
3
EOR
2 DIR
3
ADC
2 DIR
3
ORA
2 DIR
3
ADD
2 DIR
2
JMP
2 DIR
4
4
BSR
JSR
2 REL 2 DIR
2
3
LDX
LDX
2 IMM 2 DIR
2
3
AIX
STX
2 IMM 2 DIR
2
SUB
2 IMM
2
CMP
2 IMM
2
SBC
2 IMM
2
CPX
2 IMM
2
AND
2 IMM
2
BIT
2 IMM
2
LDA
2 IMM
2
AIS
2 IMM
2
EOR
2 IMM
2
ADC
2 IMM
2
ORA
2 IMM
2
ADD
2 IMM
A
IMM
Low Byte of Opcode in Hexadecimal
5
3
NEG
NEG
3 SP1 1 IX
6
4
CBEQ
CBEQ
4 SP1 2 IX+
2
DAA
1 INH
5
3
COM
COM
3 SP1 1 IX
5
3
LSR
LSR
3 SP1 1 IX
4
CPHX
2 DIR
5
3
ROR
ROR
3 SP1 1 IX
5
3
ASR
ASR
3 SP1 1 IX
5
3
LSL
LSL
3 SP1 1 IX
5
3
ROL
ROL
3 SP1 1 IX
5
3
DEC
DEC
3 SP1 1 IX
6
4
DBNZ
DBNZ
4 SP1 2 IX
5
3
INC
INC
3 SP1 1 IX
4
2
TST
TST
3 SP1 1 IX
4
MOV
2 IX+D
4
2
CLR
CLR
3 SP1 1 IX
9E6
SP1
Table 2 Opcode Map
SP1 Stack Pointer, 8-Bit Offset
SP2 Stack Pointer, 16-Bit Offset
IX+ Indexed, No Offset with
Post Increment
IX1+ Indexed, 1-Byte Offset with
Post Increment
4
1
NEG
NEGA
2 DIR 1 INH
5
4
CBEQ CBEQA
3 DIR 3 IMM
5
MUL
1 INH
4
1
COM
COMA
2 DIR 1 INH
4
1
LSR
LSRA
2 DIR 1 INH
4
3
STHX
LDHX
2 DIR 3 IMM
4
1
ROR
RORA
2 DIR 1 INH
4
1
ASR
ASRA
2 DIR 1 INH
4
1
LSL
LSLA
2 DIR 1 INH
4
1
ROL
ROLA
2 DIR 1 INH
4
1
DEC
DECA
2 DIR 1 INH
5
3
DBNZ DBNZA
3 DIR 2 INH
4
1
INC
INCA
2 DIR 1 INH
3
1
TST
TSTA
2 DIR 1 INH
5
MOV
3 DD
3
1
CLR
CLRA
2 DIR 1 INH
3
DIR
INH Inherent
REL Relative
IMM Immediate
IX
Indexed, No Offset
DIR Direct
IX1 Indexed, 8-Bit Offset
EXT Extended
IX2 Indexed, 16-Bit Offset
DD Direct-Direct
IMD Immediate-Direct
IX+D Indexed-Direct DIX+ Direct-Indexed
*Pre-byte for stack pointer indexed instructions
5
BRSET0
3 DIR
5
BRCLR0
3 DIR
5
BRSET1
3 DIR
5
BRCLR1
3 DIR
5
BRSET2
MSB
3 DIR
LSB
5
0
BRCLR2
1
3 DIR
2
5
3
BRSET3
4
3 DIR
5
5
6
BRCLR3
7
3
DIR
8
5
9
BRSET4
A
3 DIR
B
C
5
D
BRCLR4
E
3 DIR
F
5
BRSET5
3 DIR
5
BRCLR5
3 DIR
5
BRSET6
3 DIR
5
BRCLR6
3 DIR
5
BRSET7
3 DIR
5
BRCLR7
3 DIR
0
Bit Manipulation
DIR
DIR
E
3
SUB
2 IX1
3
CMP
2 IX1
3
SBC
2 IX1
3
CPX
2 IX1
3
AND
2 IX1
3
BIT
2 IX1
3
LDA
2 IX1
3
STA
2 IX1
3
EOR
2 IX1
3
ADC
2 IX1
3
ORA
2 IX1
3
ADD
2 IX1
3
JMP
2 IX1
5
JSR
2 IX1
5
3
LDX
LDX
4 SP2 2 IX1
5
3
STX
STX
4 SP2 2 IX1
5
SUB
4 SP2
5
CMP
4 SP2
5
SBC
4 SP2
5
CPX
4 SP2
5
AND
4 SP2
5
BIT
4 SP2
5
LDA
4 SP2
5
STA
4 SP2
5
EOR
4 SP2
5
ADC
4 SP2
5
ORA
4 SP2
5
ADD
4 SP2
9ED
IX1
F
IX
2
SUB
1 IX
2
CMP
1 IX
2
SBC
1 IX
2
CPX
1 IX
2
AND
1 IX
2
BIT
1 IX
2
LDA
1 IX
2
STA
1 IX
2
EOR
1 IX
2
ADC
1 IX
2
ORA
1 IX
2
ADD
1 IX
2
JMP
1 IX
4
JSR
1 IX
4
2
LDX
LDX
3 SP1 1 IX
4
2
STX
STX
3 SP1 1 IX
4
SUB
3 SP1
4
CMP
3 SP1
4
SBC
3 SP1
4
CPX
3 SP1
4
AND
3 SP1
4
BIT
3 SP1
4
LDA
3 SP1
4
STA
3 SP1
4
EOR
3 SP1
4
ADC
3 SP1
4
ORA
3 SP1
4
ADD
3 SP1
9EE
SP1
High Byte of Opcode in Hexadecimal
4
SUB
3 IX2
4
CMP
3 IX2
4
SBC
3 IX2
4
CPX
3 IX2
4
AND
3 IX2
4
BIT
3 IX2
4
LDA
3 IX2
4
STA
3 IX2
4
EOR
3 IX2
4
ADC
3 IX2
4
ORA
3 IX2
4
ADD
3 IX2
4
JMP
3 IX2
6
JSR
3 IX2
4
LDX
3 IX2
4
STX
3 IX2
D
Register/Memory
IX2
SP2
5
Cycles
BRSET0 Opcode Mnemonic
3 DIR Number of Bytes / Addressing Mode
0
4
SUB
3 EXT
4
CMP
3 EXT
4
SBC
3 EXT
4
CPX
3 EXT
4
AND
3 EXT
4
BIT
3 EXT
4
LDA
3 EXT
4
STA
3 EXT
4
EOR
3 EXT
4
ADC
3 EXT
4
ORA
3 EXT
4
ADD
3 EXT
3
JMP
3 EXT
5
JSR
3 EXT
4
LDX
3 EXT
4
STX
3 EXT
C
EXT
Central Processor Unit (CPU)
Opcode Map
MC68HC08AZ32
69
Central Processor Unit (CPU)
MC68HC08AZ32
70
18-cpu
Central Processor Unit (CPU)
MOTOROLA
System Integration Module (SIM)
SIM
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
SIM bus clock control and generation . . . . . . . . . . . . . . . . . . . . . . . . . 75
Bus timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Clock start-up from POR or LVI reset . . . . . . . . . . . . . . . . . . . . . . . 75
Clocks in STOP and WAIT mode . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Reset and system initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
External pin reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
Active resets from internal sources. . . . . . . . . . . . . . . . . . . . . . . . . 78
Power-on reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Computer operating properly (COP) reset . . . . . . . . . . . . . . . . . 80
Illegal opcode reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
Illegal address reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
Low-voltage inhibit (LVI) reset . . . . . . . . . . . . . . . . . . . . . . . . . . 81
SIM counter. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
SIM counter during power-on reset. . . . . . . . . . . . . . . . . . . . . . . . . 82
SIM counter during STOP mode recovery . . . . . . . . . . . . . . . . . . . 82
SIM counter and reset states . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
Exception control. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Hardware interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
SWI instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
Break interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
Status flag protection in break mode . . . . . . . . . . . . . . . . . . . . . . . 87
Low-power modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
WAIT mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
STOP mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89
SIM registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
SIM break status register (SBSR). . . . . . . . . . . . . . . . . . . . . . . . . . 91
SIM reset status register (SRSR) . . . . . . . . . . . . . . . . . . . . . . . . . . 92
SIM break flag control register (SBFCR) . . . . . . . . . . . . . . . . . . . . 93
MC68HC08AZ32
1-sim
MOTOROLA
System Integration Module (SIM)
71
System Integration Module (SIM)
Introduction
This section describes the system integration module, which supports up
to 24 external and/or internal interrupts. Together with the CPU, the SIM
controls all MCU activities. A block diagram of the SIM is shown in
Figure 1. Table 1 is a summary of the SIM I/O registers. The SIM is a
system state controller that coordinates CPU and exception timing. The
SIM is responsible for:
•
Bus clock generation and control for CPU and peripherals
– STOP/WAIT/reset/break entry and recovery
– Internal clock control
•
Master reset control, including power-on reset (POR) and COP
timeout
•
Interrupt control:
– Acknowledge timing
– Arbitration control timing
– Vector address generation
•
CPU enable/disable timing
•
Modular architecture expandable to 128 interrupt sources
MC68HC08AZ32
72
2--sim
System Integration Module (SIM)
MOTOROLA
System Integration Module (SIM)
Introduction
MODULE STOP
MODULE WAIT
CPU STOP (FROM CPU)
CPU WAIT (FROM CPU)
STOP/WAIT
CONTROL
SIMOSCEN (TO CGM)
SIM
COUNTER
COP CLOCK
CGMXCLK (FROM CGM)
CGMOUT (FROM CGM)
÷2
CLOCK
CONTROL
RESET
PIN LOGIC
CLOCK GENERATORS
INTERNAL CLOCKS
LVI (FROM LVI MODULE)
POR CONTROL
MASTER
RESET
CONTROL
RESET PIN CONTROL
SIM RESET STATUS REGISTER
ILLEGAL OPCODE (FROM CPU)
ILLEGAL ADDRESS (FROM ADDRESS
MAP DECODERS)
COP (FROM COP MODULE)
RESET
INTERRUPT CONTROL
AND PRIORITY DECODE
INTERRUPT SOURCES
CPU INTERFACE
Figure 1. SIM block diagram
MC68HC08AZ32
3-sim
MOTOROLA
System Integration Module (SIM)
73
System Integration Module (SIM)
Table 1. SIM I/O register summary
Register Name
Bit 7
6
5
4
3
2
1
Bit 0
Addr.
SIMBreakStatusRegister(SBSR)
R
R
R
R
R
R
SBSW
R
$FE00
SIMResetStatusRegister(SRSR)
POR
PIN
COP
ILOP
ILAD
0
LVI
0
$FE01
0
0
0
0
0
0
0
$FE03
SIMBreakFlagControlRegister
BCFE
(SBFCR)
R
=Reservedforfactorytest
Table 2 shows the internal signal names used in this section.
Table 2. Signal naming conventions
Signal Name
Description
CGMXCLK
Buffered version of OSC1 from clock generator module (CGM)
CGMVCLK
PLL output
CGMOUT
PLL-based or OSC1-based clock output from CGM module
(Bus clock = CGMOUT divided by two)
IAB
Internal address bus
IDB
Internal data bus
PORRST
Signal from the power-on reset module to the SIM
IRST
Internal reset signal
R/W
Read/write signal
MC68HC08AZ32
74
4-sim
System Integration Module (SIM)
MOTOROLA
System Integration Module (SIM)
SIM bus clock control and generation
SIM bus clock control and generation
The bus clock generator provides system clock signals for the CPU and
peripherals on the MCU. The system clocks are generated from an
incoming clock, CGMOUT, as shown in Figure 2. This clock can come
from either an external oscillator or from the on-chip PLL. See
Clock Generator Module (CGM) on page 95.
CGMXCLK
OSC1
CGMVCLK
CLOCK
SELECT
CIRCUIT
÷2
A
CGMOUT
B S*
SIM COUNTER
BUS CLOCK
GENERATORS
÷2
*When S = 1,
CGMOUT = B
PLL
SIM
BCS
PTC3
MONITOR MODE
USER MODE
CGM
Figure 2. CGM clock signals
Bus timing
In user mode, the internal bus frequency is either the crystal oscillator
output (CGMXCLK) divided by four or the PLL output (CGMVCLK)
divided by four. See Clock Generator Module (CGM) on page 95.
Clock start-up
from POR or LVI
reset
When the power-on reset module or the low-voltage inhibit module
generates a reset, the clocks to the CPU and peripherals are inactive
and held in an inactive phase until after the 4096 CGMXCLK cycle POR
timeout has been completed. The RST pin is driven low by the SIM
during this entire period. The IBUS clocks start upon completion of the
timeout.
MC68HC08AZ32
5-sim
MOTOROLA
System Integration Module (SIM)
75
System Integration Module (SIM)
Clocks in STOP
and WAIT mode
Upon exit from STOP mode (by an interrupt, break, or reset), the SIM
allows CGMXCLK to clock the SIM counter. The CPU and peripheral
clocks do not become active until after the STOP delay timeout. This
timeout is selectable as 4096 or 32 CGMXCLK cycles. See STOP mode
on page 89.
In WAIT mode, the CPU clocks are inactive. The SIM also produces two
sets of clocks for other modules. Refer to the WAIT mode subsection of
each module to see if the module is active or inactive in WAIT mode.
Some modules can be programmed to be active in WAIT mode.
MC68HC08AZ32
76
6-sim
System Integration Module (SIM)
MOTOROLA
System Integration Module (SIM)
Reset and system initialization
Reset and system initialization
The MCU has the following reset sources:
•
Power-on reset module (POR)
•
External reset pin (RST)
•
Computer operating properly module (COP)
•
Low-voltage inhibit module (LVI)
•
Illegal opcode
•
Illegal address
All of these resets produce the vector $FFFE–FFFF ($FEFE–FEFF in
monitor mode) and assert the internal reset signal (IRST). IRST causes
all registers to be returned to their default values and all modules to be
returned to their reset states.
An internal reset clears the SIM counter, see SIM counter on page 82,
but an external reset does not. Each of the resets sets a corresponding
bit in the SIM reset status register (SRSR). See SIM registers on page
91.
External pin reset
Pulling the asynchronous RST pin low halts all processing. The PIN bit
of the SIM reset status register (SRSR) is set as long as RST is held low
for a minimum of 67 CGMXCLK cycles, assuming that neither the POR
nor the LVI was the source of the reset. See Table 3 for details. Figure
3 shows the relative timing.
Table 3. PIN bit set timing
Reset type
Number of cycles required to set PIN
POR/LVI
4163 (4096 + 64 + 3)
All others
67 (64 + 3)
MC68HC08AZ32
7-sim
MOTOROLA
System Integration Module (SIM)
77
System Integration Module (SIM)
CGMOUT
RST
IAB
VECT H
PC
VECT L
Figure 3. External reset timing
Active resets from
internal sources
All internal reset sources actively pull the RST pin low for 32 CGMXCLK
cycles to allow for resetting of external peripherals. The internal reset
signal IRST continues to be asserted for an additional 32 cycles. See
Figure 4. An internal reset can be caused by an illegal address, illegal
opcode, COP timeout, LVI, or POR. See Figure 5. Note that for LVI or
POR resets, the SIM cycles through 4096 CGMXCLK cycles, during
which the SIM forces the RST pin low. The internal reset signal then
follows the sequence from the falling edge of RST as shown in Figure 4.
IRST
RST
RST PULLED LOW BY MCU
32 CYCLES
32 CYCLES
CGMXCLK
IAB
VECTOR HIGH
Figure 4. Internal reset timing
MC68HC08AZ32
78
8-sim
System Integration Module (SIM)
MOTOROLA
System Integration Module (SIM)
Reset and system initialization
The COP reset is asynchronous to the bus clock.
ILLEGAL ADDRESS RST
ILLEGAL OPCODE RST
COPRST
LVI
POR
INTERNAL RESET
Figure 5. Sources of internal reset
The active reset feature allows the part to issue a reset to peripherals
and other chips within a system built around the MCU.
Power-on reset
When power is first applied to the MCU, the power-on reset module
(POR) generates a pulse to indicate that power-on has occurred. The
external reset pin (RST) is held low while the SIM counter counts out
4096 CGMXCLK cycles. 64 CGMXCLK cycles later, the CPU and
memories are released from reset to allow the reset vector sequence to
occur.
At power-on, the following events occur:
•
A POR pulse is generated
•
The internal reset signal is asserted
•
The SIM enables CGMOUT
•
Internal clocks to the CPU and modules are held inactive for 4096
CGMXCLK cycles to allow the oscillator to stabilize
•
The RST pin is driven low during the oscillator stabilization time
•
The POR bit of the SIM reset status register (SRSR) is set and all
other bits in the register are cleared
MC68HC08AZ32
9-sim
MOTOROLA
System Integration Module (SIM)
79
System Integration Module (SIM)
OSC1
PORRST
4096
CYCLES
32
CYCLES
32
CYCLES
CGMXCLK
CGMOUT
RST
$FFFE
IAB
$FFFF
Figure 6. POR recovery
Computer
operating
properly (COP)
reset
An input to the SIM is reserved for the COP reset signal. The overflow of
the COP counter causes an internal reset and sets the COP bit in the
SIM reset status register (SRSR). The SIM actively pulls down the RST
pin for all internal reset sources.
To prevent a COP module timeout, a value (any value) should be written
to location $FFFF. Writing to location $FFFF clears the COP counter and
bits 12 through 4 of the SIM counter. The SIM counter output, which
occurs at least every 213 – 24 CGMXCLK cycles, drives the COP
counter. The COP should be serviced as soon as possible out of reset
to guarantee the maximum amount of time before the first timeout.
The COP module is disabled if the RST pin or the IRQ1/VPP pin is held
at VDD + VHI while the MCU is in monitor mode. The COP module can be
disabled only through combinational logic conditioned with the high
voltage signal on the RST or the IRQ1/VPP pin. This prevents the COP
from becoming disabled as a result of external noise. During a break
state, VDD + VHI on the RST pin disables the COP module.
MC68HC08AZ32
80
10-sim
System Integration Module (SIM)
MOTOROLA
System Integration Module (SIM)
Reset and system initialization
Illegal opcode
reset
The SIM decodes signals from the CPU to detect illegal instructions. An
illegal instruction sets the ILOP bit in the SIM reset status register
(SRSR) and causes a reset.
If the STOP enable bit, STOP, in the mask option register is logic ’0’, the
SIM treats the STOP instruction as an illegal opcode and causes an
illegal opcode reset. The SIM actively pulls down the RST pin for all
internal reset sources.
Illegal address
reset
NOTE:
Low-voltage
inhibit (LVI) reset
An opcode fetch from an unmapped address generates an illegal
address reset. The SIM verifies that the CPU is fetching an opcode prior
to asserting the ILAD bit in the SIM reset status register SRSR) and
resetting the MCU. A data fetch from an unmapped address does not
generate a reset. The SIM actively pulls down the RST pin for all internal
reset sources.
This function is only active in Non-Expanded mode.
The low-voltage inhibit module (LVI) asserts its output to the SIM when
the VDD voltage falls to the LVITRIPF voltage. The LVI bit in the SIM reset
status register (SRSR) is set, and the external reset pin (RST) is held low
while the SIM counter counts out 4096 CGMXCLK cycles. 64 CGMXCLK
cycles later, the CPU is released from reset to allow the reset vector
sequence to occur. The SIM actively pulls down the RST pin for all
internal reset sources.
MC68HC08AZ32
11-sim
MOTOROLA
System Integration Module (SIM)
81
System Integration Module (SIM)
SIM counter
The SIM counter is used by the power-on reset module (POR) and in
STOP mode recovery to allow the oscillator time to stabilize before
enabling the internal bus (IBUS) clocks. The SIM counter also serves as
a prescaler for the computer operating properly (COP) module. The SIM
counter overflow supplies the clock for the COP module. The SIM
counter is 13 bits long and is clocked by the falling edge of CGMXCLK.
SIM counter during
power-on reset
The power-on reset (POR) module detects power applied to the MCU.
At power-on, the POR circuit asserts the signal PORRST. Once the SIM
is initialized, it enables the clock generation module (CGM) to drive the
bus clock state machine.
SIM counter during
STOP mode
recovery
The SIM counter is also used for STOP mode recovery. The STOP
instruction clears the SIM counter. After an interrupt, break, or reset, the
SIM senses the state of the short STOP recovery bit, SSREC, in the
mask option register. If the SSREC bit is a logic ’1’, then the STOP
recovery is reduced from the normal delay of 4096 CGMXCLK cycles
down to 32 CGMXCLK cycles. This is ideal for applications using canned
oscillators that do not require long start-up times from STOP mode.
External crystal applications should use the full STOP recovery time,
that is, with SSREC cleared.
SIM counter and
reset states
External reset has no effect on the SIM counter. (See STOP mode on
page 89. for details). The SIM counter is free-running after all reset
states, see Active resets from internal sources on page 78 for counter
control and internal reset recovery sequences.
MC68HC08AZ32
82
12-sim
System Integration Module (SIM)
MOTOROLA
System Integration Module (SIM)
Exception control
Exception control
Normal, sequential program execution can be changed in three different
ways:
•
Interrupts
– Maskable hardware CPU interrupts
– Non-maskable software interrupt instruction (SWI)
Interrupts
•
Reset
•
Break interrupts
At the beginning of an interrupt, the CPU saves the CPU register
contents onto the stack and sets the interrupt mask (I-bit) to prevent
additional interrupts. At the end of an interrupt, the RTI instruction
recovers the CPU register contents from the stack so that normal
processing can resume. Figure 7 shows interrupt entry timing, and
Figure 9 shows interrupt recovery timing.
MODULE
INTERRUPT
I-bit
IAB
IDB
DUMMY
DUMMY
SP
SP Ð 1
PC Ð 1[7:0]
SP Ð 2
PCÐ1[15:8]
SP Ð 3
X
SP Ð 4
A
VECT H
CCR
VECT L
V DATA H
START ADDRESS
V DATA L
OPCODE
R/W
Figure 7. Interrupt entry
Interrupts are latched, and arbitration is performed in the SIM at the start
of interrupt processing. The arbitration result is a constant that the CPU
uses to determine which vector to fetch. Once an interrupt is latched by
the SIM, no other interrupt may take precedence, regardless of priority,
MC68HC08AZ32
13-sim
MOTOROLA
System Integration Module (SIM)
83
System Integration Module (SIM)
until the latched interrupt is serviced (or the I-bit is cleared). See Figure
8.
FROM RESET
BREAK
INTERRUPT?
I BIT SET?
YES
NO
YES
I-BIT SET?
NO
IRQ1
INTERRUPT?
NO
(As many interrupts as exist on chip)
YES
STACK CPU REGISTERS.
SET I-BIT.
LOAD PC WITH INTERRUPT VECTOR.
FETCH NEXT
INSTRUCTION.
SWI
INSTRUCTION?
YES
NO
RTI
INSTRUCTION?
YES
UNSTACK CPU REGISTERS.
NO
EXECUTE INSTRUCTION.
Figure 8. Interrupt processing
MC68HC08AZ32
84
14-sim
System Integration Module (SIM)
MOTOROLA
System Integration Module (SIM)
Exception control
MODULE
INTERRUPT
I-BIT
IAB
IDB
SP Ð 4
SP Ð 2
SP Ð 3
CCR
A
SP Ð 1
X
PC Ð 1[7:0]
SP
PC
PCÐ1[15:8]
PC + 1
OPCODE
OPERAND
R/W
Figure 9. Interrupt recovery
Hardware
interrupts
Processing of a hardware interrupt begins after completion of the current
instruction. When the instruction is complete, the SIM checks all pending
hardware interrupts. If interrupts are not masked (I-bit clear in the
condition code register), and if the corresponding interrupt enable bit is
set, the SIM proceeds with interrupt processing; otherwise, the next
instruction is fetched and executed.
If more than one interrupt is pending at the end of an instruction
execution, the highest priority interrupt is serviced first. Figure 9
demonstrates what happens when two interrupts are pending. If an
interrupt is pending upon exit from the original interrupt service routine,
the pending interrupt is serviced before the LDA instruction is executed.
The LDA opcode is prefetched by both the INT1 and INT2 RTI
instructions. However, in the case of the INT1 RTI prefetch, this is a
redundant operation.
MC68HC08AZ32
15-sim
MOTOROLA
System Integration Module (SIM)
85
System Integration Module (SIM)
CLI
LDA #$FF
INT1
BACKGROUND ROUTINE
PSHH
INT1 INTERRUPT SERVICE ROUTINE
PULH
RTI
INT2
PSHH
INT2 INTERRUPT SERVICE ROUTINE
PULH
RTI
Figure 10. Interrupt recognition example
NOTE:
SWI instruction
NOTE:
Reset
To maintain compatibility with the M6805 Family, the H register is not
pushed on the stack during interrupt entry. If the interrupt service routine
modifies the H register or uses the indexed addressing mode, software
should save the H register and then restore it prior to exiting the routine.
The SWI instruction is a non-maskable instruction that causes an
interrupt regardless of the state of the interrupt mask (I-bit) in the
condition code register.
A software interrupt pushes PC onto the stack. A software interrupt does
not push PC – 1, as a hardware interrupt does.
All reset sources always have equal and highest priority and cannot be
arbitrated.
MC68HC08AZ32
86
16-sim
System Integration Module (SIM)
MOTOROLA
System Integration Module (SIM)
Break interrupts
Break interrupts
The break module can stop normal program flow at a
software-programmable break point by asserting its break interrupt
output. See Break Module on page 129. The SIM puts the CPU into the
break state by forcing it to the SWI vector location. Refer to the break
interrupt subsection of each module to see how each module is affected
by the break state.
Status flag
protection in
break mode
The SIM controls whether status flags contained in other modules can
be cleared during break mode. The user can select whether flags are
protected from being cleared by properly initializing the break clear flag
enable bit (BCFE) in the SIM break flag control register (SBFCR).
Protecting flags in break mode ensures that set flags will not be cleared
while in break mode. This protection allows registers to be freely read
and written during break mode without losing status flag information.
Setting the BCFE bit enables the clearing mechanisms. Once cleared in
break mode, a flag remains cleared even when break mode is exited.
Status flags with a two-step clearing mechanism — for example, a read
of one register followed by the read or write of another — are protected,
even when the first step is accomplished prior to entering break mode.
Upon leaving break mode, execution of the second step will clear the
flag as normal.
MC68HC08AZ32
17-sim
MOTOROLA
System Integration Module (SIM)
87
System Integration Module (SIM)
Low-power modes
Executing the STOP/WAIT instruction puts the MCU in a
low-power-consumption mode for standby situations. The SIM holds the
CPU in a non-clocked state. The operation of each of these modes is
described below. Both STOP and WAIT clear the interrupt mask (I) in the
condition code register, allowing interrupts to occur.
WAIT mode
In WAIT mode, the CPU clocks are inactive while the peripheral clocks
continue to run. Figure 11 shows the timing for WAIT mode entry.
A module that is active during WAIT mode can wake up the CPU with an
interrupt if the interrupt is enabled. Stacking for the interrupt begins one
cycle after the WAIT instruction during which the interrupt occurred. In
WAIT mode, the CPU clocks are inactive. Refer to the WAIT mode
subsection of each module to see if the module is active or inactive in
WAIT mode. Some modules can be programmed to be active in WAIT
mode.
WAIT mode can also be exited by a reset or break. A break interrupt
during WAIT mode sets the SIM break STOP/WAIT bit, SBSW, in the
SIM break status register (SBSR). If the COP disable bit, COPD, in the
mask option register is ’0’, then the computer operating properly (COP)
module is enabled and remains active in WAIT mode.
IAB
IDB
WAIT ADDR
WAIT ADDR + 1
PREVIOUS DATA
SAME
NEXT OPCODE
SAME
SAME
SAME
R/W
NOTE: Previous data can be operand data or the WAIT opcode, depending on the
last instruction.
Figure 11. WAIT mode entry timing
Figure 11 and Figure 13 show the timing for WAIT recovery.
MC68HC08AZ32
88
18-sim
System Integration Module (SIM)
MOTOROLA
System Integration Module (SIM)
Low-power modes
IAB
IDB
$6E0B
$A6
$A6
$6E0C
$A6
$01
$00FF
$00FE
$0B
$00FD
$00FC
$6E
EXITSTOPWAIT
NOTE: EXITSTOPWAIT = RST pin OR CPU interrupt OR break interrupt
Figure 12. WAIT recovery from interrupt or break
32
Cycles
IAB
IDB
32
Cycles
$6E0B
$A6
$A6
RST VCT H RST VCT L
$A6
RST
CGMXCLK
Figure 13. WAIT recovery from internal reset
STOP mode
In STOP mode, the SIM counter is reset and the system clocks are
disabled. An interrupt request from a module can cause an exit from
STOP mode. Stacking for interrupts begins after the selected STOP
recovery time has elapsed. Reset or break also causes an exit from
STOP mode.
The SIM disables the clock generator module outputs (CGMOUT and
CGMXCLK) in STOP mode, stopping the CPU and peripherals. STOP
recovery time is selectable using the SSREC bit in the mask option
register (MOR). If SSREC is set, STOP recovery is reduced from the
normal delay of 4096 CGMXCLK cycles down to 32. This is ideal for
MC68HC08AZ32
19-sim
MOTOROLA
System Integration Module (SIM)
89
System Integration Module (SIM)
applications using canned oscillators that do not require long start-up
times from STOP mode.
NOTE:
External crystal applications should use the full STOP recovery time by
clearing the SSREC bit.
A break interrupt during STOP mode sets the SIM break STOP/WAIT bit
(SBSW) in the SIM break status register (SBSR).
The SIM counter is held in reset from the execution of the STOP
instruction until the beginning of STOP recovery. It is then used to time
the recovery period. Figure 14 shows STOP mode entry timing.
CPUSTOP
IAB
IDB
STOP ADDR
STOP ADDR + 1
PREVIOUS DATA
SAME
NEXT OPCODE
SAME
SAME
SAME
R/W
NOTE: Previous data can be operand data or the STOP opcode, depending on the last
instruction.
Figure 14. STOP mode entry timing
STOP RECOVERY PERIOD
CGMXCLK
INT/BREAK
IAB
STOP +1
STOP + 2
STOP + 2
SP
SP – 1
SP – 2
SP – 3
Figure 15. STOP mode recovery from interrupt or break
MC68HC08AZ32
90
20-sim
System Integration Module (SIM)
MOTOROLA
System Integration Module (SIM)
SIM registers
SIM registers
The SIM has three memory mapped registers. Table 4 shows the
mapping of these registers.
Table 4. SIM Registers
SIM break status
register (SBSR)
SBSR
$FE00
Address
Register
Access mode
$FE00
SBSR
User
$FE01
SRSR
User
$FE03
SBFCR
User
The SIM break status register contains a flag to indicate that a break
caused an exit from STOP or WAIT mode.
Bit 7
6
5
4
3
2
R
R
R
R
R
R
1
Bit 0
SBSW
Read:
Write:
Note(1)
Reset:
0
R
= Reserved for factory test
R
1. Writing a logic ’0’ clears SBSW.
Figure 16. SIM break status register (SBSR)
SBSW — SIM Break STOP/WAIT
This status bit is useful in applications requiring a return to STOP or
WAIT mode after exiting from a break interrupt. SBSW can be cleared
by writing a logic ’0’ to it. Reset clears SBSW.
1 = STOP or WAIT mode was exited by break interrupt
0 = STOP or WAIT mode was not exited by break interrupt
SBSW can be read within the break state SWI routine. The user can
modify the return address on the stack by subtracting one from it. The
following code is an example of this.
MC68HC08AZ32
21-sim
MOTOROLA
System Integration Module (SIM)
91
System Integration Module (SIM)
; This code works if the H register has been pushed onto the stack in the break
; service routine software. This code should be executed at the end of the
; break service routine software.
HIBYTE
EQU
5
LOBYTE
EQU
6
;
If not SBSW, do RTI
BRCLR
SBSW,SBSR, RETURN ; See if STOP or WAIT mode was exited by
; break.
TST
LOBYTE,SP
; If RETURNLO is not ’0’,
BNE
DOLO
; then just decrement low byte.
DEC
HIBYTE,SP
; Else deal with high byte, too.
DOLO
DEC
LOBYTE,SP
; Point to STOP/WAIT opcode.
RETURN
PULH
RTI
SIM reset status
register (SRSR)
SRSR
$FE01
; Restore H register.
This register contains six flags that show the source of the last reset. The
SIM reset status register can be cleared by reading it. A power-on reset
sets the POR bit and clears all other bits in the register.
Read:
Bit 7
6
5
4
3
2
1
Bit 0
POR
PIN
COP
ILOP
ILAD
0
LVI
0
1
0
0
0
0
0
0
0
Write:
POR:
= Unimplemented
Figure 17. SIM reset status register (SRSR)
POR — Power-on reset bit
1 = Last reset caused by POR circuit
0 = Read of SRSR
PIN — External reset bit
1 = Last reset caused by external reset pin (RST)
0 = POR or read of SRSR
MC68HC08AZ32
92
22-sim
System Integration Module (SIM)
MOTOROLA
System Integration Module (SIM)
SIM registers
COP — Computer operating properly reset bit
1 = Last reset caused by COP counter
0 = POR or read of SRSR
ILOP — Illegal opcode reset bit
1 = Last reset caused by an illegal opcode
0 = POR or read of SRSR
ILAD — Illegal address reset bit (opcode fetches only)
1 = Last reset caused by an opcode fetch from an illegal address
0 = POR or read of SRSR
LVI — Low-voltage inhibit reset bit
1 = Last reset was caused by the LVI circuit
0 = POR or read of SRSR
SIM break flag
control register
(SBFCR)
SBFCR
$FE03
The SIM break control register contains a bit that enables software to
clear status bits while the MCU is in a break state.
Bit 7
6
5
4
3
2
1
Bit 0
BCFE
R
R
R
R
R
R
R
Read:
Write:
Reset:
0
R
= Reserved for factory test
Figure 18. SIM break flag control register (SBFCR)
BCFE — break clear flag enable bit
This read/write bit enables software to clear status bits by accessing
status registers while the MCU is in a break state. To clear status bits
during the break state, the BCFE bit must be set.
1 = Status bits clearable during break
0 = Status bits not clearable during break
MC68HC08AZ32
23-sim
MOTOROLA
System Integration Module (SIM)
93
System Integration Module (SIM)
MC68HC08AZ32
94
24-sim
System Integration Module (SIM)
MOTOROLA
Clock Generator Module (CGM)
CGM
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
Crystal oscillator circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
Phase-locked loop (PLL) circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
PLL circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
Acquisition and tracking modes . . . . . . . . . . . . . . . . . . . . . . . . 101
Manual and automatic PLL bandwidth modes . . . . . . . . . . . . . 101
Programming the PLL. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
Special programming exceptions . . . . . . . . . . . . . . . . . . . . . . . 105
Base clock selector circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
CGM external connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
I/O Signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
Crystal amplifier input pin (OSC1) . . . . . . . . . . . . . . . . . . . . . . . . 107
Crystal amplifier output pin (OSC2) . . . . . . . . . . . . . . . . . . . . . . . 107
External filter capacitor pin (CGMXFC). . . . . . . . . . . . . . . . . . . . . 107
PLL analog power pin (VDDA) . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
Oscillator enable signal (SIMOSCEN) . . . . . . . . . . . . . . . . . . . . . 108
Crystal output frequency signal (CGMXCLK) . . . . . . . . . . . . . . . . 108
CGM base clock output (CGMOUT) . . . . . . . . . . . . . . . . . . . . . . . 108
CGM CPU interrupt (CGMINT) . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
CGM registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
PLL control register (PCTL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
PLL Bandwidth control register (PBWC). . . . . . . . . . . . . . . . . . . . 112
PLL Programming register (PPG) . . . . . . . . . . . . . . . . . . . . . . . . . 114
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
Special modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
WAIT mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
STOP mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
CGM during break interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118
Acquisition/lock time specifications . . . . . . . . . . . . . . . . . . . . . . . . . . 119
Acquisition/lock time definitions . . . . . . . . . . . . . . . . . . . . . . . . . . 119
MC68HC08AZ32
1-cgm
MOTOROLA
Clock Generator Module (CGM)
95
Clock Generator Module (CGM)
Parametric influences on reaction time . . . . . . . . . . . . . . . . . . . . . 120
Choosing a filter capacitor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Reaction time calculation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
Introduction
This section describes the clock generator module (CGM). The CGM
generates the crystal clock signal, CGMXCLK, which operates at the
frequency of the crystal. The CGM also generates the base clock signal,
CGMOUT, from which the system integration module (SIM) derives the
system clocks. CGMOUT is based on either the crystal clock divided by
two or the phase-locked loop (PLL) clock, CGMVCLK, divided by two.
The PLL is a frequency generator designed for use with 1MHz to 8MHz
crystals or ceramic resonators. The PLL can generate an 8MHz bus
frequency from an 8 MHz or a 4 MHz crystal.
Features
Features of the CGM include the following:
•
Phase-locked loop with output frequency in integer multiples of the
crystal reference
•
Programmable hardware voltage-controlled oscillator (VCO) for
low-jitter operation
•
Automatic bandwidth control mode for low-jitter operation
•
Automatic frequency lock detector
•
CPU interrupt on entry or exit from locked condition
MC68HC08AZ32
96
2--cgm
Clock Generator Module (CGM)
MOTOROLA
Clock Generator Module (CGM)
Functional description
Functional description
The CGM consists of three major submodules:
•
Crystal oscillator circuit which generates the constant crystal
frequency clock, CGMXCLK.
•
Phase-locked loop (PLL) which generates the programmable
VCO frequency clock CGMVCLK.
•
Base clock selector circuit; this software-controlled circuit selects
either CGMXCLK divided by two or the VCO clock CGMVCLK
divided by two, as the base clock CGMOUT. The SIM derives the
system clocks from CGMOUT.
Figure 1 shows the structure of the CGM.
MC68HC08AZ32
3-cgm
MOTOROLA
Clock Generator Module (CGM)
97
Clock Generator Module (CGM)
CRYSTAL OSCILLATOR
OSC2
CGMXCLK
CLOCK
SELECT
CIRCUIT
OSC1
÷2
A
TO SIM, SCI, msCAN
CGMOUT
B S*
TO SIM
*When S = 1, CGMOUT = B
SIMOSCEN
CGMRDV
CGMRCLK
VDDA
BCS
CGMXFC
USER MODE
VSS
VRS[7:4]
PTC3
MONITOR MODE
PHASE
DETECTOR
VOLTAGE
CONTROLLED
OSCILLATOR
LOOP
FILTER
PLL ANALOG
LOCK
DETECTOR
LOCK
BANDWIDTH
CONTROL
AUTO
ACQ
INTERRUPT
CONTROL
PLLIE
CGMINT
PLLF
MUL[7:4]
CGMVDV
FREQUENCY
DIVIDER
CGMVCLK
Figure 1. CGM block diagram
MC68HC08AZ32
98
4-cgm
Clock Generator Module (CGM)
MOTOROLA
Clock Generator Module (CGM)
Functional description
Register Name
Bit 7
6
5
4
PLLON
BCS
ACQ
XLD
MUL5
MUL4
PLLF
PLL Control Register (PCTL) PLLIE
LOCK
PLL Bandwidth Control Register (PBWC) AUTO
PLL Programming Register (PPG) MUL7
MUL6
3
2
1
Bit 0
1
1
1
1
0
0
0
0
VRS7
VRS6
VRS5
VRS4
= Unimplemented
Figure 2. CGM I/O register summary
Crystal oscillator
circuit
The crystal oscillator circuit consists of an inverting amplifier and an
external crystal. The OSC1 pin is the input to the amplifier and the OSC2
pin is the output. The SIMOSCEN signal from the system integration
module (SIM) enables the crystal oscillator circuit.
The CGMXCLK signal is the output of the crystal oscillator circuit and
runs at a rate equal to the crystal frequency. CGMXCLK is then buffered
to produce CGMRCLK, the PLL reference clock.
CGMXCLK can be used by other modules which require precise timing
for operation. The duty cycle of CGMXCLK is not guaranteed to be 50%
and depends on external factors, including the crystal and related
external components.
An externally generated clock can also feed the OSC1 pin of the crystal
oscillator circuit. For this configuration, the external clock should be
connected to the OSC1 pin and the OSC2 pin allowed to float.
Phase-locked
loop (PLL) circuit
The PLL is a frequency generator that can operate in either acquisition
mode or tracking mode, depending on the accuracy of the output
frequency. The PLL can change between acquisition and tracking
modes either automatically or manually.
MC68HC08AZ32
5-cgm
MOTOROLA
Clock Generator Module (CGM)
99
Clock Generator Module (CGM)
PLL circuits
The PLL consists of the following circuits:
•
Voltage-controlled oscillator (VCO)
•
Modulo VCO frequency divider
•
Phase detector
•
Loop filter
•
Lock detector
The operating range of the VCO is programmable for a wide range of
frequencies and for maximum immunity to external noise, including
supply and CGMXFC noise. The VCO frequency is bound to a range
from roughly one-half to twice the center-of-range frequency, fVRS.
Modulating the voltage on the CGMXFC pin changes the frequency
within this range. By design, fVRS is equal to the nominal center-of-range
frequency, fNOM, (4.9152MHz) times a linear factor L, or (L)fNOM.
CGMRCLK is the PLL reference clock, a buffered version of CGMXCLK.
CGMRCLK runs at a frequency fRCLK, and is fed to the PLL through a
buffer. The buffer output is the final reference clock, CGMRDV, running
at a frequency fRDV = fRCLK.
The VCO’s output clock, CGMVCLK, running at a frequency fVCLK, is fed
back through a programmable modulo divider. The modulo divider
reduces the VCO clock by a factor N. The divider’s output is the VCO
feedback clock, CGMVDV, running at a frequency fVDV = fVCLK/N. (See
Programming the PLL on page 103 for more information).
The phase detector then compares the VCO feedback clock, CGMVDV,
with the final reference clock, CGMRDV. A correction pulse is generated
based on the phase difference between the two signals. The loop filter
then slightly alters the DC voltage on the external capacitor connected
to CGMXFC based on the width and direction of the correction pulse.
The filter can make fast or slow corrections depending on its mode,
described in Acquisition and tracking modes on page 101. The value of
the external capacitor and the reference frequency determines the
speed of the corrections and the stability of the PLL.
The lock detector compares the frequencies of the VCO feedback clock,
CGMVDV, and the final reference clock, CGMRDV. Therefore, the
MC68HC08AZ32
100
6-cgm
Clock Generator Module (CGM)
MOTOROLA
Clock Generator Module (CGM)
Functional description
speed of the lock detector is directly proportional to the final reference
frequency fRDV. The circuit determines the mode of the PLL and the lock
condition based on this comparison.
Acquisition and
tracking modes
Manual and
automatic PLL
bandwidth modes
The PLL filter is manually or automatically configurable into one of two
operating modes:
•
Acquisition mode — in acquisition mode, the filter can make large
frequency corrections to the VCO. This mode is used at PLL
start-up or when the PLL has suffered a severe noise hit and the
resulting VCO frequency is much different from the desired
frequency. When in acquisition mode, the ACQ bit is clear in the
PLL bandwidth control register. See PLL Bandwidth control
register (PBWC) on page 112
•
Tracking mode — in tracking mode, the filter makes only small
corrections to the frequency of the VCO. PLL jitter is much lower
in tracking mode, but the response to noise is also slower. The
PLL enters tracking mode when the VCO frequency is nearly
correct, such as when the PLL is selected as the base clock
source. See Base clock selector circuit on page 105 The PLL is
automatically in tracking mode when not in acquisition mode or
when the ACQ bit is set.
The PLL can change the bandwidth or operational mode of the loop filter
manually or automatically.
In automatic bandwidth control mode (AUTO = 1), the lock detector
automatically switches between acquisition and tracking modes.
Automatic bandwidth control mode is used also to determine when the
VCO clock, CGMVCLK, is safe to use as the source for the base clock,
CGMOUT. See PLL Bandwidth control register (PBWC) on page 112 If
PLL interrupts are enabled, the software can wait for a PLL interrupt
request and then check the LOCK bit. If interrupts are disabled, software
can poll the LOCK bit continuously (during PLL start-up, usually) or at
periodic intervals. In either case, when the LOCK bit is set, the VCO
clock is safe to use as the source for the base clock. See Base clock
selector circuit. If the VCO is selected as the source for the base clock
and the LOCK bit is clear, the PLL has suffered a severe noise hit and
MC68HC08AZ32
7-cgm
MOTOROLA
Clock Generator Module (CGM)
101
Clock Generator Module (CGM)
the software must take appropriate action, depending on the application.
(See Interrupts on page 116 for information and precautions on using
interrupts). The following conditions apply when the PLL is in automatic
bandwidth control mode:
•
The ACQ bit (see PLL Bandwidth control register (PBWC) on
page 112) is a read-only indicator of the mode of the filter, see
Acquisition and tracking modes on page 101.
•
The ACQ bit is set when the VCO frequency is within a certain
tolerance ∆TRK and is cleared when the VCO frequency is outwith
a certain tolerance ∆UNT. (See Acquisition/lock time specifications
on page 119).
•
The LOCK bit is a read-only indicator of the locked state of the
PLL.
•
The LOCK bit is set when the VCO frequency is within a certain
tolerance ∆LOCK and is cleared when the VCO frequency is outwith
a certain tolerance ∆UNL. (See Acquisition/lock time specifications
on page 119).
•
CPU interrupts can occur if enabled (PLLIE = 1) when the PLL’s
lock condition changes, toggling the LOCK bit. (See PLL control
register (PCTL) on page 110).
The PLL also may operate in manual mode (AUTO = 0). Manual mode
is used by systems that do not require an indicator of the lock condition
for proper operation. Such systems typically operate well below fBUSMAX
and require fast start-up. The following conditions apply when in manual
mode:
•
ACQ is a writeable control bit that controls the mode of the filter.
Before turning on the PLL in manual mode, the ACQ bit must be
clear.
•
Before entering tracking mode (ACQ = 1), software must wait a
given time, tACQ (see Acquisition/lock time specifications on page
119), after turning on the PLL by setting PLLON in the PLL control
register (PCTL).
MC68HC08AZ32
102
8-cgm
Clock Generator Module (CGM)
MOTOROLA
Clock Generator Module (CGM)
Functional description
Programming the
PLL
NOTE:
•
Software must wait a given time, tAL, after entering tracking mode
before selecting the PLL as the clock source to CGMOUT (BCS =
1).
•
The LOCK bit is disabled.
•
CPU interrupts from the CGM are disabled.
The following procedure shows how to program the PLL.
The round function in the following equations means that the real
number should be rounded to the nearest integer number.
1. Choose the desired bus frequency, fBUSDES.
2. Calculate the desired VCO frequency (four times the
desired bus frequency).
fVCLKDES = 4 X fBUSDES
3. Choose a practical PLL reference frequency, fRCLK.
4. Select a VCO frequency multiplier, N.
N = round fVCLKDES
fRCLK
5. Calculate and verify the adequacy of the VCO and bus
frequencies fVCLK and fBUS.
fVCLK = N x fRCLK
fBUS = (fVCLK)/4
MC68HC08AZ32
9-cgm
MOTOROLA
Clock Generator Module (CGM)
103
Clock Generator Module (CGM)
6. Select a VCO linear range multiplier, L.
L = round
fVCLK
fNOM
where fNOM = 4.9152MHz
7. Calculate and verify the adequacy of the VCO programmed
center-of-range frequency fVRS.
fVRS = (L)fNOM
8. Verify the choice of N and L by comparing fVCLK to fVRS and
fVCLKDES. For proper operation, fVCLK must be within the
application’s tolerance of fVCLKDES, and fVRS must be as close
as possible to fVCLK.
NOTE:
Exceeding the recommended maximum bus frequency or VCO
frequency can cause the MCU to “crash”.
9. Program the PLL registers accordingly:
a. In the upper 4 bits of the PLL programming register
(PPG), program the binary equivalent of N.
b. In the lower 4 bits of the PLL programming register
(PPG), program the binary equivalent of L.
MC68HC08AZ32
104
10-cgm
Clock Generator Module (CGM)
MOTOROLA
Clock Generator Module (CGM)
Functional description
Special
programming
exceptions
Base clock
selector circuit
The programming method described in Programming the PLL on page
103, does not account for two possible exceptions — a value of zero for
N or L is meaningless when used in the equations given. To account for
these exceptions:
•
A zero value for N is interpreted exactly the same as a value of
one.
•
A zero value for L disables the PLL and prevents its selection as
the source for the base clock. (See Base clock selector circuit on
page 105).
This circuit is used to select either the crystal clock, CGMXCLK, or the
VCO clock, CGMVCLK, as the source of the base clock, CGMOUT. The
two input clocks go through a transition control circuit that waits up to
three CGMXCLK cycles and three CGMVCLK cycles to change from
one clock source to the other. During this time, CGMOUT is held in
stasis. The output of the transition control circuit is then divided by two
to correct the duty cycle. Therefore, the bus clock frequency, which is
one-half of the base clock frequency, is one-fourth the frequency of the
selected clock (CGMXCLK or CGMVCLK).
The BCS bit in the PLL control register (PCTL) selects which clock drives
CGMOUT. The VCO clock cannot be selected as the base clock source
if the PLL is not turned on. The PLL cannot be turned off if the VCO clock
is selected. The PLL cannot be turned on or off simultaneously with the
selection or deselection of the VCO clock. The VCO clock also cannot
be selected as the base clock source if the factor L is programmed to a
zero. This value would set up a condition inconsistent with the operation
of the PLL, so that the PLL would be disabled and the crystal clock would
be forced as the source of the base clock.
MC68HC08AZ32
11-cgm
MOTOROLA
Clock Generator Module (CGM)
105
Clock Generator Module (CGM)
CGM external
connections
In its typical configuration, the CGM requires seven external
components. Five of these are for the crystal oscillator and two are for
the PLL.
The crystal oscillator is normally connected in a Pierce oscillator
configuration, as shown in Figure 3. This figure shows only the logical
representation of the internal components and may not represent actual
circuitry. The oscillator configuration uses five components:
•
Crystal, X1
•
Fixed capacitor, C1
•
Tuning capacitor, C2 (can also be a fixed capacitor)
•
Feedback resistor, RB
•
Series resistor, RS (optional)
The series resistor (RS) is included in the diagram to follow strict Pierce
oscillator guidelines and may not be required for all ranges of operation,
especially with high frequency crystals. Refer to the crystal
manufacturer’s data for more information.
Figure 3 also shows the external components for the PLL:
•
Bypass capacitor, CBYP
•
Filter capacitor, CF
Care should be taken with routing in order to minimize signal cross talk
and noise. See Acquisition/lock time specifications on page 119 for
routing information and more information on the filter capacitor’s value
and its effects on PLL performance.
MC68HC08AZ32
106
12-cgm
Clock Generator Module (CGM)
MOTOROLA
Clock Generator Module (CGM)
I/O Signals
SIMOSCEN
CGMXCLK
OSC1
OSC1
VSSA
RS*
CGMXFC
VDDA
VDD
CF
CBYP
RB
X1
C1
C2
*RS can be zero (shorted) when used with higher-frequency crystals. Refer to manufacturer’s data.
Figure 3. CGM external connections
I/O Signals
The following paragraphs describe the CGM I/O signals.
Crystal amplifier
input pin (OSC1)
The OSC1 pin is an input to the crystal oscillator amplifier.
Crystal amplifier
output pin (OSC2)
The OSC2 pin is the output of the crystal oscillator inverting amplifier.
External filter
capacitor pin
(CGMXFC)
The CGMXFC pin is required by the loop filter to filter out phase
corrections. A small external capacitor is connected to this pin.
MC68HC08AZ32
13-cgm
MOTOROLA
Clock Generator Module (CGM)
107
Clock Generator Module (CGM)
NOTE:
PLL analog power
pin (VDDA)
NOTE:
To prevent noise problems, CF should be placed as close to the
CGMXFC pin as possible, with minimum routing distances and no
routing of other signals across the CF connection.
VDDA is a power pin used by the analog portions of the PLL. The pin
should be connected to the same voltage potential as the VDD pin.
Route VDDA carefully for maximum noise immunity and place bypass
capacitors as close as possible to the package.
Oscillator enable
signal (SIMOSCEN)
The SIMOSCEN signal comes from the system integration module (SIM)
and enables the oscillator and PLL.
Crystal output
frequency signal
(CGMXCLK)
CGMXCLK is the crystal oscillator output signal. It runs at the full speed
of the crystal (fXCLK) and is generated directly from the crystal oscillator
circuit. Figure 1 shows only the logical relation of CGMXCLK to OSC1
and OSC2 and may not represent the actual circuitry. The duty cycle of
CGMXCLK is unknown and may depend on the crystal and other
external factors. Also, the frequency and amplitude of CGMXCLK can be
unstable at start-up.
CGM base clock
output (CGMOUT)
CGMOUT is the clock output of the CGM. This signal goes to the SIM,
which generates the MCU clocks. CGMOUT is a 50% duty cycle clock
running at twice the bus frequency. CGMOUT is software programmable
to be either the oscillator output (CGMXCLK) divided by two or the VCO
clock (CGMVCLK) divided by two.
CGM CPU interrupt
(CGMINT)
CGMINT is the interrupt signal generated by the PLL lock detector.
MC68HC08AZ32
108
14-cgm
Clock Generator Module (CGM)
MOTOROLA
Clock Generator Module (CGM)
CGM registers
CGM registers
The following registers control and monitor operation of the CGM:
•
PLL control register (PCTL). (See PLL control register (PCTL) on
page 110).
•
PLL bandwidth control register (PBWC). (See PLL Bandwidth
control register (PBWC) on page 112).
•
PLL programming register (PPG). (See PLL Programming register
(PPG) on page 114).
Figure 4 is a summary of the CGM registers.
Bit 7
PCTL
$001C
Read:
PBWC
$001D
Read:
PPG
$001E
Read:
6
5
4
PLLON
BCS
ACQ
XLD
MUL5
MUL4
3
2
1
Bit 0
1
1
1
1
0
0
0
0
VRS7
VRS6
VRS5
VRS4
PLLF
PLLIE
Write:
LOCK
AUTO
Write:
MUL7
MUL6
Write:
= Unimplemented
NOTES:
1. When AUTO = 0, PLLIE is forced to logic zero and is read-only.
2. When AUTO = 0, PLLF and LOCK read as logic zero.
3. When AUTO = 1, ACQ is read-only.
4. When PLLON = 0 or VRS[7:4] = $0, BCS is forced to logic zero and is read-only.
5. When PLLON = 1, the PLL programming register is read-only.
6. When BCS = 1, PLLON is forced set and is read-only.
Figure 4. CGM I/O Register Summary
MC68HC08AZ32
15-cgm
MOTOROLA
Clock Generator Module (CGM)
109
Clock Generator Module (CGM)
PLL control register
(PCTL)
The PLL control register contains the interrupt enable and flag bits, the
on/off switch, and the base clock selector bit.
Bit 7
PCTL
$001C
6
5
4
PLLON
BCS
1
0
PLLF
Read:
PLLIE
3
2
1
Bit 0
1
1
1
1
1
1
1
1
Write:
Reset:
0
0
= Unimplemented
Figure 5. PLL control register (PCTL)
PLLIE — PLL interrupt enable bit
This read/write bit enables the PLL to generate an interrupt request
when the LOCK bit toggles, setting the PLL flag, PLLF. When the
AUTO bit in the PLL bandwidth control register (PBWC) is clear,
PLLIE cannot be written and reads as ‘0’. Reset clears the PLLIE bit.
1 = PLL interrupts enabled
0 = PLL interrupts disabled
PLLF — PLL interrupt flag bit
This read-only bit is set whenever the LOCK bit toggles. PLLF
generates an interrupt request if the PLLIE bit is set also. PLLF
always reads as ‘0’ when the AUTO bit in the PLL bandwidth control
register (PBWC) is clear. The PLLF bit should be cleared by reading
the PLL control register. Reset clears the PLLF bit.
1 = Change in lock condition
0 = No change in lock condition
NOTE:
The PLLF bit should not be inadvertently cleared. Any read or
read-modify-write operation on the PLL control register clears the PLLF
bit.
MC68HC08AZ32
110
16-cgm
Clock Generator Module (CGM)
MOTOROLA
Clock Generator Module (CGM)
CGM registers
PLLON — PLL on bit
This read/write bit activates the PLL and enables the VCO clock,
CGMVCLK. PLLON cannot be cleared if the VCO clock is driving the
base clock, CGMOUT (BCS = 1). See Base clock selector circuit on
page 105 Reset sets this bit so that the loop can stabilize as the MCU
is powering up.
1 = PLL on
0 = PLL off
BCS — Base clock select bit
This read/write bit selects either the crystal oscillator output,
CGMXCLK, or the VCO clock, CGMVCLK, as the source of the CGM
output, CGMOUT. CGMOUT frequency is one-half the frequency of
the selected clock. BCS cannot be set while the PLLON bit is clear.
After toggling BCS, it may take up to three CGMXCLK and three
CGMVCLK cycles to complete the transition from one source clock to
the other. During the transition, CGMOUT is held in stasis. See Base
clock selector circuit on page 105 Reset and the STOP instruction
clear the BCS bit.
1 = CGMOUT driven by CGMVCLK/2
0 = CGMOUT driven by CGMXCLK/2
NOTE:
PLLON and BCS have built-in protection that prevents the base clock
selector circuit from selecting the VCO clock as the source of the base
clock if the PLL is off. Therefore, PLLON cannot be cleared when BCS
is set, and BCS cannot be set when PLLON is clear. If the PLL is off
(PLLON = 0), selecting CGMVCLK requires two writes to the PLL control
register. See Base clock selector circuit on page 105
PCTL[3:0] — Unimplemented bits
These bits provide no function and always read as ‘1’.
MC68HC08AZ32
17-cgm
MOTOROLA
Clock Generator Module (CGM)
111
Clock Generator Module (CGM)
PLL Bandwidth
control register
(PBWC)
The PLL bandwidth control register does the following:
•
Selects automatic or manual (software-controlled) bandwidth
control mode
•
Indicates when the PLL is locked
•
In automatic bandwidth control mode, indicates when the PLL is in
acquisition or tracking mode
•
In manual operation, forces the PLL into acquisition or tracking
mode
Bit 7
PBWC
$001D
6
5
4
ACQ
XLD
0
0
LOCK
Read:
AUTO
3
2
1
Bit 0
0
0
0
0
0
0
0
0
Write:
Reset:
0
0
= Unimplemented
Figure 7. PLL bandwidth control register (PBWC)
AUTO — Automatic bandwidth control bit
This read/write bit selects automatic or manual bandwidth control.
When initializing the PLL for manual operation (AUTO = 0), the ACQ
bit should be cleared before turning the PLL on. Reset clears the
AUTO bit.
1 = Automatic bandwidth control
0 = Manual bandwidth control
LOCK — Lock indicator bit
When the AUTO bit is set, LOCK is a read-only bit that becomes set
when the VCO clock CGMVCLK, is locked (running at the
programmed frequency). When the AUTO bit is clear, LOCK reads as
‘0’ and has no meaning. Reset clears the LOCK bit.
1 = VCO frequency correct or locked
0 = VCO frequency incorrect or unlocked
MC68HC08AZ32
112
18-cgm
Clock Generator Module (CGM)
MOTOROLA
Clock Generator Module (CGM)
CGM registers
ACQ — Acquisition mode bit
When the AUTO bit is set, ACQ is a read-only bit that indicates
whether the PLL is in acquisition mode or tracking mode. When the
AUTO bit is clear, ACQ is a read/write bit that controls whether the
PLL is in acquisition or tracking mode.
In automatic bandwidth control mode (AUTO = 1), the last-written
value from manual operation is stored in a temporary location and is
recovered when manual operation resumes. Reset clears this bit,
enabling acquisition mode.
1 = Tracking mode
0 = Acquisition mode
XLD — Crystal loss detect bit
When the VCO output, CGMVCLK, is driving CGMOUT, this
read/write bit indicates whether the crystal reference frequency
is active or not. To check the status of the crystal reference, the
following procedure should be followed:
1. Write a ‘1’ to XLD.
2. Wait 4 × N cycles. (N is the VCO frequency multiplier.)
3. Read XLD.
1 = Crystal reference is not active
0 = Crystal reference is active
The crystal loss detect function works only when the BCS bit is set,
selecting CGMVCLK to drive CGMOUT. When BCS is clear, XLD
always reads as ‘0’.
PBWC[3:0] — Reserved for test
These bits enable test functions not available in user mode. To ensure
software portability from development systems to user applications,
software should write zeros to PBWC[3:0] whenever writing to PBWC.
MC68HC08AZ32
19-cgm
MOTOROLA
Clock Generator Module (CGM)
113
Clock Generator Module (CGM)
PLL Programming
register (PPG)
PPG
$001E
The PLL programming register contains the programming information
for the modulo feedback divider and the programming information for the
hardware configuration of the VCO.
Bit 7
6
5
4
3
2
1
Bit 0
MUL7
MUL6
MUL5
MUL4
VRS7
VRS6
VRS5
VRS4
0
1
1
0
0
1
1
0
Read:
Write:
Reset:
Figure 8. PLL Programming register (PPG)
MUL[7:4] — Multiplier select bits
These read/write bits control the modulo feedback divider that selects
the VCO frequency multiplier, N. (See PLL circuits on page 100 and
Programming the PLL on page 103). A value of $0 in the multiplier
select bits configures the modulo feedback divider the same as a
value of $1. Reset initializes these bits to $6 to give a default multiply
value of 6.
Table 7. VCO frequency multiplier (N) selection
NOTE:
MUL7:MUL6:MUL5:MUL4
VCO Frequency Multiplier (N)
0000
1
0001
1
0010
2
0011
3
1101
13
1110
14
1111
15
The multiplier select bits have built-in protection that prevents them from
being written when the PLL is on (PLLON = 1).
MC68HC08AZ32
114
20-cgm
Clock Generator Module (CGM)
MOTOROLA
Clock Generator Module (CGM)
CGM registers
VRS[7:4] — VCO range select bits
These read/write bits control the hardware center-of-range linear
multiplier L, which controls the hardware center-of-range frequency
fVRS. (See PLL circuits on page 100, Programming the PLL on page
103, and PLL control register (PCTL) on page 110).
1 = VRS[7:4] cannot be written when the PLLON bit in the PLL
control register (PCTL) is set. (See Special programming
exceptions on page 105). A value of $0 in the VCO range
select bits disables the PLL and clears the BCS bit in the
PCTL. (See Base clock selector circuit on page 105 and
Special programming exceptions on page 105 for more
information). Reset initializes the bits to $6 to give a default
range multiply value of 6.
NOTE:
The VCO range select bits have built-in protection that prevents them
from being written when the PLL is on (PLLON = 1) and prevents
selection of the VCO clock as the source of the base clock (BCS = 1) if
the VCO range select bits are all clear.
The VCO range select bits must be programmed correctly. Incorrect
programming may result in failure of the PLL to achieve lock.
MC68HC08AZ32
21-cgm
MOTOROLA
Clock Generator Module (CGM)
115
Clock Generator Module (CGM)
Interrupts
When the AUTO bit is set in the PLL bandwidth control register (PBWC),
the PLL can generate a CPU interrupt request every time the LOCK bit
changes state. The PLLIE bit in the PLL control register (PCTL) enables
CPU interrupts from the PLL. PLLF, the interrupt flag in the PCTL,
becomes set whether interrupts are enabled or not. When the AUTO bit
is clear, CPU interrupts from the PLL are disabled and PLLF reads as ‘0’.
Software should read the LOCK bit after a PLL interrupt request to see
if the request was due to an entry into lock or an exit from lock. When the
PLL enters lock, the VCO clock CGMVCLK, divided by two can be
selected as the CGMOUT source by setting BCS in the PCTL. When the
PLL exits lock, the VCO clock frequency is corrupt, and appropriate
precautions should be taken. If the application is not
frequency-sensitive, interrupts should be disabled to prevent PLL
interrupt service routines from impeding software performance or from
exceeding stack limitations.
NOTE:
Software can select CGMVCLK/2 as the CGMOUT source even if the
PLL is not locked (LOCK = 0). Therefore, software should make sure the
PLL is locked before setting the BCS bit.
MC68HC08AZ32
116
22-cgm
Clock Generator Module (CGM)
MOTOROLA
Clock Generator Module (CGM)
Special modes
Special modes
The WAIT and STOP instructions put the MCU in
low-power-consumption standby modes.
WAIT mode
The WAIT instruction does not affect the CGM. Before entering WAIT
mode, software can disengage and turn off the PLL by clearing the BCS
and PLLON bits in the PLL control register (PCTL). Less power-sensitive
applications can disengage the PLL without turning it off. Applications
that require the PLL to wake the MCU from WAIT mode also can
deselect the PLL output without turning off the PLL.
STOP mode
When the STOP instruction executes, the SIM drives the SIMOSCEN
signal low, disabling the CGM and holding low all CGM outputs
(CGMXCLK, CGMOUT, and CGMINT).
If the STOP instruction is executed with the VCO clock, CGMVCLK,
divided by two driving CGMOUT, the PLL automatically clears the BCS
bit in the PLL control register (PCTL), thereby selecting the crystal clock,
CGMXCLK, divided by two as the source of CGMOUT. When the MCU
recovers from STOP, the crystal clock divided by two drives CGMOUT
and BCS remains clear.
MC68HC08AZ32
23-cgm
MOTOROLA
Clock Generator Module (CGM)
117
Clock Generator Module (CGM)
CGM during break interrupts
The system integration module (SIM) controls whether status bits in
other modules can be cleared during the break state. The BCFE bit in
the SIM break flag control register (SBFCR) enables software to clear
status bits during the break state. See System Integration Module (SIM)
on page 71.
To allow software to clear status bits during a break interrupt, a ‘1’ should
be written to the BCFE bit. If a status bit is cleared during the break state,
it remains cleared when the MCU exits the break state.
To protect the PLLF bit during the break state, write a ‘0’ to the BCFE bit.
With BCFE at ‘0’ (its default state), software can read and write the PLL
control register during the break state without affecting the PLLF bit.
MC68HC08AZ32
118
24-cgm
Clock Generator Module (CGM)
MOTOROLA
Clock Generator Module (CGM)
Acquisition/lock time specifications
Acquisition/lock time specifications
The acquisition and lock times of the PLL are, in many applications, the
most critical PLL design parameters. Proper design and use of the PLL
ensures the highest stability and lowest acquisition/lock times.
Acquisition/lock
time definitions
Typical control systems refer to the acquisition time or lock time as the
reaction time of the system, within specified tolerances, to a step input.
In a PLL, the step input occurs when the PLL is turned on or when it
suffers a noise hit. The tolerance is usually specified as a percentage of
the step input or when the output settles to the desired value plus or
minus a percentage of the frequency change. Therefore, the reaction
time is constant in this definition, regardless of the size of the step input.
For example, consider a system with a 5% acquisition time tolerance. If
a command instructs the system to change from 0Hz to 1MHz, the
acquisition time is the time taken for the frequency to reach 1MHz ±
50kHz. 50kHz = 5% of the 1MHz step input. If the system is operating at
1MHz and suffers a –100kHz noise hit, the acquisition time is the time
taken to return from 900kHz to 1MHz ± 5kHz. 5kHz = 5% of the 100kHz
step input.
Other systems refer to acquisition and lock times as the time the system
takes to reduce the error between the actual output and the desired
output to within specified tolerances. Therefore, the acquisition or lock
time varies according to the original error in the output. Minor errors may
not even be registered. Typical PLL applications prefer to use this
definition because the system requires the output frequency to be within
a certain tolerance of the desired frequency regardless of the size of the
initial error.
The discrepancy in these definitions makes it difficult to specify an
acquisition or lock time for a typical PLL. Therefore, the definitions for
acquisition and lock times for this module are as follows:
•
Acquisition time, tACQ, is the time the PLL takes to reduce the error
between the actual output frequency and the desired output
frequency to less than the tracking mode entry tolerance ∆TRK.
Acquisition time is based on an initial frequency error, (fDES –
MC68HC08AZ32
25-cgm
MOTOROLA
Clock Generator Module (CGM)
119
Clock Generator Module (CGM)
fORIG)/fDES, of not more than ±100%. In automatic bandwidth
control mode (see Manual and automatic PLL bandwidth modes
on page 101), acquisition time expires when the ACQ bit becomes
set in the PLL bandwidth control register (PBWC).
•
Lock time, tLOCK, is the time the PLL takes to reduce the error
between the actual output frequency and the desired output
frequency to less than the lock mode entry tolerance ∆LOCK. Lock
time is based on an initial frequency error, (fDES – fORIG)/fDES, of not
more than ±100%. In automatic bandwidth control mode, lock time
expires when the LOCK bit becomes set in the PLL bandwidth
control register (PBWC). See Manual and automatic PLL
bandwidth modes on page 101
Obviously, the acquisition and lock times can vary according to how
large the frequency error is and may be shorter or longer in many cases.
Parametric
influences on
reaction time
Acquisition and lock times are designed to be as short as possible while
still providing the highest possible stability. These reaction times are not
constant, however. Many factors directly and indirectly affect the
acquisition time.
The most critical parameter which affects the reaction times of the PLL
is the reference frequency, fRDV. This frequency is the input to the phase
detector and controls how often the PLL makes corrections. For stability,
the corrections must be small compared to the desired frequency, so
several corrections are required to reduce the frequency error.
Therefore, the slower the reference the longer it takes to make these
corrections. This parameter is also under user control via the choice of
crystal frequency fXCLK.
Another critical parameter is the external filter capacitor. The PLL
modifies the voltage on the VCO by adding or subtracting charge from
this capacitor. Therefore, the rate at which the voltage changes for a
given frequency error (thus change in charge) is proportional to the
capacitor size. The size of the capacitor also is related to the stability of
the PLL. If the capacitor is too small, the PLL cannot make small enough
adjustments to the voltage and the system cannot lock. If the capacitor
MC68HC08AZ32
120
26-cgm
Clock Generator Module (CGM)
MOTOROLA
Clock Generator Module (CGM)
Acquisition/lock time specifications
is too large, the PLL may not be able to adjust the voltage in a
reasonable time. See Choosing a filter capacitor on page 121
Also important is the operating voltage potential applied to VDDA. The
power supply potential alters the characteristics of the PLL. A fixed value
is best. Variable supplies, such as batteries, are acceptable if they vary
within a known range at very slow speeds. Noise on the power supply is
not acceptable, because it causes small frequency errors which
continually change the acquisition time of the PLL.
Temperature and processing also can affect acquisition time because
the electrical characteristics of the PLL change. The part operates as
specified as long as these influences stay within the specified limits.
External factors, however, can cause drastic changes in the operation of
the PLL. These factors include noise injected into the PLL through the
filter capacitor, filter capacitor leakage, stray impedances on the circuit
board, and even humidity or circuit board contamination.
Choosing a filter
capacitor
As described in Parametric influences on reaction time on page 120, the
external filter capacitor CF is critical to the stability and reaction time of
the PLL. The PLL is also dependent on reference frequency and supply
voltage. The value of the capacitor must, therefore, be chosen with
supply potential and reference frequency in mind. For proper operation,
the external filter capacitor must be chosen according to the following
equation:
V DDA 
C F = C FACT  ----------- f RDV- 
For the value of VDDA, the voltage potential at which the MCU is operating
should be used. If the power supply is variable, choose a value near the
middle of the range of possible supply values.
This equation does not always yield a commonly available capacitor
size, so round to the nearest available size. If the value is between two
different sizes, choose the higher value for better stability. Choosing the
MC68HC08AZ32
27-cgm
MOTOROLA
Clock Generator Module (CGM)
121
Clock Generator Module (CGM)
lower size may seem attractive for acquisition time improvement, but the
PLL may become unstable. Also, always choose a capacitor with a tight
tolerance (±20% or better) and low dissipation.
Reaction time
calculation
The actual acquisition and lock times can be calculated using the
equations below. These equations yield nominal values under the
following conditions:
•
Correct selection of filter capacitor, CF, (see Choosing a filter
capacitor on page 121).
•
Room temperature operation
•
Negligible external leakage on CGMXFC
•
Negligible noise
The K factor in the equations is derived from internal PLL parameters.
KACQ is the K factor when the PLL is configured in acquisition mode, and
KTRK is the K factor when the PLL is configured in tracking mode. See
Acquisition and tracking modes on page 101
V DDA   8 
t ACQ =  ---------- f RDV-   ----------K ACQ 
V DDA   4 
t AL =  ---------- f RDV-   ---------K TRK 
t LOCK = t ACQ + t AL
Note the inverse proportionality between the lock time and the reference
frequency.
In automatic bandwidth control mode the acquisition and lock times are
quantized into units based on the reference frequency. <blue>See
Manual and automatic PLL bandwidth modes. A certain number of clock
MC68HC08AZ32
122
28-cgm
Clock Generator Module (CGM)
MOTOROLA
Clock Generator Module (CGM)
Acquisition/lock time specifications
cycles, nACQ, is required to ascertain whether the PLL is within the
tracking mode entry tolerance ∆TRK, before exiting acquisition mode.
Also, a certain number of clock cycles, nTRK, is required to ascertain
whether the PLL is within the lock mode entry tolerance ∆LOCK.
Therefore, the acquisition time tACQ, is an integer multiple of nACQ/fRDV,
and the acquisition to lock time tAL, is an integer multiple of nTRK/fRDV.
Also, since the average frequency over the entire measurement period
must be within the specified tolerance, the total time usually is longer
than tLOCK as calculated above.
In manual mode, it is usually necessary to wait considerably longer than
tLOCK before selecting the PLL clock (see Base clock selector circuit on
page 105), because the factors described in Parametric influences on
reaction time on page 120 may slow the lock time considerably.
Table 8. CGM component specifications
Characteristic
Symbol
Min
Typ.
Max
Notes
Crystal load capacitance
CL
–
–
–
Consult crystal mfg. data
Crystal fixed capacitance
Cf
–
2 * CL
–
Consult crystal mfg. data
Crystal tuning
capacitance
C2
2 * CL
–
Consult crystal mfg. data
Feedback bias resistor
RB
–
22MΩ
–
Series resistor
RS
0
330kΩ
1M
Ω
Filter capacitor
CF
–
CFACT * (VDDA / fXCLK)
–
Filter capacitor multiply
factor
CFACT
–
0.0154 F/sV
–
F/sV
–
CBYP must provide low
AC impedance from f =
fXCLK/100 to 100 *fXCLK ,
so series resistance
must be considered
Bypass capacitor
CBYP
–
0.1 µF
MC68HC08AZ32
29-cgm
MOTOROLA
Not required
Clock Generator Module (CGM)
123
Clock Generator Module (CGM)
MC68HC08AZ32
124
30-cgm
Clock Generator Module (CGM)
MOTOROLA
Mask Options
Mask Options
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
Introduction
This section describes the mask options and the two mask option
registers. The mask options are hardwired connections specified at the
same time as the ROM code, which allow the user to customize the
MCU. The options control the enable or disable of the following
functions:
•
Resets caused by the LVI module
•
Power to the LVI module
•
Stop mode recovery time (32 CGMXCLK cycles or 4096
CGMXCLK cycles)
•
ROM security1
•
STOP instruction
•
Computer operating properly (COP) module enable
•
EEPROM security
1. No security feature is absolutely secure. However, Motorola’s strategy is to make reading or
copying the ROM data difficult for unauthorized users
MC68HC08AZ32
1-morrom
MOTOROLA
Mask Options
125
Mask Options
Functional description
Bit 7
MORA
$001F
Read:
6
5
SEC
4
LVIRSTD LVIPWRD
3
2
1
Bit 0
SSREC
COPRS
STOP
COPD
Write:
Reset:
Unaffected by reset
= Unimplemented
Figure 9. Mask option register A (MORA)
SEC — ROM security bit
SEC enables the ROM security feature. Setting the SEC bit prevents
dumping of the ROM contents.
1 = ROM security enabled
0 = ROM security disabled
LVIRSTD — LVI reset enable bit
LVIRSTD disables the reset signal from the LVI module. See
Low-Voltage Inhibit (LVI) on page 155.
1 = LVI module resets enabled
0 = LVI module resets disabled
LVIPWRD — LVI power enable bit
LVIPWRD disables the LVI module. See Low-Voltage Inhibit (LVI) on
page 155.
1 = LVI module power enabled
0 = LVI module power disabled
SSREC — Short stop recovery bit
SSREC enables the CPU to exit stop mode with a delay of 32
CGMXCLK cycles instead of a 4096 CGMXCLK cycle delay.
1 = STOP mode recovery after 32 CGMXCLK cycles
0 = STOP mode recovery after 4096 CGMXCLK cycles
If using an external crystal oscillator, the SSREC bit should not be set.
MC68HC08AZ32
126
2-morrom
Mask Options
MOTOROLA
Mask Options
Functional description
COPRS — COP rate select
COPRS selects the COP timeout period.
1 = COP timeout period is 218 — 24 CGMXCLK cycles.
0 = COP timeout period is 213 — 24 CGMXCLK cycles.
STOP — STOP enable bit
STOP enables the STOP instruction.
1 = STOP instruction enabled
0 = STOP instruction treated as illegal opcode
COPD — COP disable bit
COPD disables the COP module. See
Computer Operating Properly Module (COP) on page 149
1 = COP module disabled
0 = COP module enabled
Bit 7
MORB
$003F
Read:
6
5
4
3
2
1
Bit 0
EESEC
Write:
Reset:
Unaffected by reset
= Unimplemented
Figure 10. Mask option register B (MORB)
EESEC — EEPROM security enable bit.
EESEC enables the EEPROM security function. Setting EESEC
prevents program/erase access to locations $8F0 - $8FF of the
EEPROM array and to the EEACR/EENVR configuration registers.
See MC68HC08AZ32 EEPROM Security on page 48.
1 = EEPROM security function enabled
0 = EEPROM security function disabled
MC68HC08AZ32
3-morrom
MOTOROLA
Mask Options
127
Mask Options
MC68HC08AZ32
128
4-morrom
Mask Options
MOTOROLA
Break Module
Break Module
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
Flag protection during break interrupts . . . . . . . . . . . . . . . . . . . . . 131
CPU during break interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131
DMA during break interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132
TIM and PIT during break interrupts . . . . . . . . . . . . . . . . . . . . . . . 132
COP during break interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132
Break module registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133
Break status and control register (BRKSCR) . . . . . . . . . . . . . . . . 133
Break address registers (BRKH and BRKL) . . . . . . . . . . . . . . . . . 134
Low-power modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135
WAIT mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135
STOP mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135
Introduction
This section describes the break module. The break module can
generate a break interrupt which stops normal program flow at a defined
address in order to begin execution of a background program.
MC68HC08AZ32
1-brk
MOTOROLA
Break Module
129
Break Module
Features
Features of the break module include the following:
•
Accessible I/O registers during the break interrupt
•
CPU-generated and DMA-generated break Interrupts
•
Software-generated break interrupts
•
COP disabling during break interrupts
Functional description
When the internal address bus matches the value written in the break
address registers, the break module issues a breakpoint signal (BKPT)
to the SIM. The SIM then causes the CPU to load the instruction register
with a software interrupt instruction (SWI) after completion of the current
CPU instruction. The program counter vectors to $FFFC and $FFFD
($FEFC and $FEFD in monitor mode).
The following events can cause a break interrupt to occur:
NOTE:
•
A CPU-generated address (the address in the program counter)
matches the contents of the break address registers.
•
A DMA-generated address matches the contents of the break
address registers during a DMA transfer.
•
Software writes a ‘1’ to the BRKA bit in the break status and
control register (BRKSCR).
DMA section and associated functions are only valid if the MCU has a
DMA module.
When a CPU- or DMA-generated address matches the contents of the
break address registers, the break interrupt begins after the CPU
completes its current instruction. A return from interrupt instruction (RTI)
in the break routine ends the break interrupt and returns the MCU to
normal operation. Figure 11 shows the structure of the break module.
Figure 11. Break module block diagram
MC68HC08AZ32
130
2--brk
Break Module
MOTOROLA
Break Module
Functional description
Table 1. Break I/O register summary
Register Name
Bit 7
6
5
4
3
2
1
Bit 0
Addr.
BreakAddressRegisterHigh(BRKH) Bit15
14
13
12
11
10
9
Bit8
$FE0C
BreakAddressRegisterLow(BRKL)
6
5
4
3
2
1
Bit0
$FE0D
Bit7
BreakStatus/ControlRegister(BRKSCR) BRKE
BRKA
$FE0E
=Unimplemented
IAB[15:8]
BREAK ADDRESS REGISTER HIGH
8-BIT COMPARATOR
IAB[15:0]
CONTROL
BKPT
(TO SIM)
8-BIT COMPARATOR
BREAK ADDRESS REGISTER LOW
IAB[7:0]
Flag protection
during break
interrupts
The system integration module (SIM) controls whether or not module
status bits can be cleared during the break state. The BCFE bit in the
SIM break flag control register (SBFCR) enables software to clear status
bits during the break state. See SIM break flag control register (SBFCR)
on page 93, and the Break Interrupts subsection for each module.
CPU during break
interrupts
The CPU starts a break interrupt by:
•
Loading the instruction register with the SWI instruction
•
Loading the program counter with $FFFC:$FFFD ($FEFC:$FEFD
in monitor mode)
The break interrupt begins after completion of the CPU instruction in
progress. If the break address register match occurs on the last cycle of
a CPU instruction, the break interrupt begins immediately.
MC68HC08AZ32
3-brk
MOTOROLA
Break Module
131
Break Module
DMA during break
interrupts
During a break interrupt, the DMA is inactive.
If a DMA-generated address matches the contents of the break address
registers, a break interrupt begins at the end of the current CPU
instruction.
If a break interrupt is asserted during the current address cycle and the
DMA is active, the DMA releases the internal address and data buses at
the next address boundary to preserve the current MCU state. During
the break interrupt, the DMA continues to arbitrate DMA channel
priorities. After the break interrupt, the DMA becomes active again and
resumes transferring data according to its highest priority service
request.
TIM and PIT during
break interrupts
A break interrupt stops TimerA, TimerB, and the PIT counters.
COP during break
interrupts
The COP is disabled during a break interrupt when VDD + VHI is present
on the RST pin.
MC68HC08AZ32
132
4-brk
Break Module
MOTOROLA
Break Module
Break module registers
Break module registers
Three registers control and monitor operation of the break module:
Break status and
control register
(BRKSCR)
BRKSCR
$FE0E
•
Break status and control register (BRKSCR)
•
Break address register high (BRKH)
•
Break address register low (BRKL)
The break status and control register contains break module enable and
status bits.
Bit 7
6
BRKE
BRKA
0
0
Read:
5
4
3
2
1
Bit 0
0
0
0
0
0
0
0
0
0
0
0
0
Write:
Reset:
= Unimplemented
Figure 12. Break status and control register (BRKSCR)
BRKE — Break enable bit
This read/write bit enables breaks on break address register matches.
BRKE is cleared by writing a ‘0’ to bit 7. Reset clears the BRKE bit.
1 = Breaks enabled on 16-bit address match
0 = Breaks disabled on 16-bit address match
BRKA — Break active bit
This read/write status and control bit is set when a break address
match occurs. Writing a ‘1’ to BRKA generates a break interrupt.
BRKA is cleared by writing a ‘0’ to it before exiting the break routine.
Reset clears the BRKA bit.
1 = Break address match
0 = No break address match
MC68HC08AZ32
5-brk
MOTOROLA
Break Module
133
Break Module
Break address
registers (BRKH
and BRKL)
BRKH
$FE0C
The break address registers contain the high and low bytes of the
desired breakpoint address. Reset clears the break address registers.
6
5
4
3
2
1
Bit 0
Bit15
14
13
12
11
10
9
Bit8
0
0
0
0
0
0
0
0
Bit 7
6
5
4
3
2
1
Bit 0
Bit7
6
5
4
3
2
1
Bit0
0
0
0
0
0
0
0
0
Read:
Write:
Reset:
BRKL
$FE0D
Bit 7
Read:
Write:
Reset:
Figure 13. Break address registers (BRKH and BRKL)
MC68HC08AZ32
134
6-brk
Break Module
MOTOROLA
Break Module
Low-power modes
Low-power modes
The WAIT and STOP instructions put the MCU in
low-power-consumption standby modes.
WAIT mode
If enabled, the break module and the DMA module are active in WAIT
mode. The SIM break STOP/WAIT bit (SBSW) in the SIM break status
register (see SIM registers on page 91) becomes set if a DMA-generated
address matches the break address registers in WAIT mode. The DMA
can also use the break status and control register as its destination
address in order to write to the BRKA and BRKE bits during WAIT mode.
The SBSW bit is set if the DMA writes to the break status and control
register. SBSW is for applications that require a return to WAIT mode
after exiting WAIT mode for a DMA-generated break interrupt. In the
break routine, the user can subtract one from the return address on the
stack if SBSW is set. The SBSW bit is cleared by writing a ‘0’ to it.
STOP mode
A break interrupt causes exit from STOP mode and sets the SBSW bit
in the SIM break status register. See SIM registers on page 91.
MC68HC08AZ32
7-brk
MOTOROLA
Break Module
135
Break Module
MC68HC08AZ32
136
8-brk
Break Module
MOTOROLA
Monitor ROM (MON)
Monitor ROM
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
Entering monitor mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
Data format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141
Echoing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142
Break signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142
Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142
Baud rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145
Security . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146
Introduction
This section describes the monitor ROM (MON08). The monitor ROM
allows complete testing of the MCU through a single-wire interface with
a host computer.
MC68HC08AZ32
1-mon
MOTOROLA
Monitor ROM (MON)
137
Monitor ROM (MON)
Features
Features of the monitor ROM include the following:
•
Normal user-mode pin functionality
•
One pin dedicated to serial communication between monitor ROM
and host computer
•
Standard mark/space non-return-to-zero (NRZ) communication
with host computer
•
4800 baud-28.8K baud communication with host computer
•
Execution of code in RAM or ROM
•
EEPROM programming
•
ROM security
Functional description
The monitor ROM receives and executes commands from a host
computer. Figure 1 shows a sample circuit used to enter monitor mode
and communicate with a host computer via a standard RS-232 interface.
While simple monitor commands can access any memory address, the
MC68HC08AZ32 has a ROM security feature to prevent extrnal viewing
of the contents of ROM. Proper procedures must be followed to verify
ROM content. Access to the ROM is denied to unauthorized users of
customer specified software. See Security on page 146.
In monitor mode, the MCU can execute host-computer code in RAM
while all MCU pins except PTA0 retain normal operating mode functions.
All communication between the host computer and the MCU is through
the PTA0 pin. A level-shifting and multiplexing interface is required
between PTA0 and the host computer. PTA0 is used in a wired-OR
configuration and requires a pull-up resistor.
MC68HC08AZ32
138
2--mon
Monitor ROM (MON)
MOTOROLA
Monitor ROM (MON)
Functional description
VDD
68HC08
10 kΩ
RST
0.1 µF
VDD + VHI
10 Ω
IRQ1/
VDDA
VDDA
CGMXFC
1
10 µF
+
3
4
10 µF
MC145407
0.1 µF
20
+
OSC1
X1
20 pF
4.9152 MHz
17
+
+
10 µF
18
2
19
DB-25
2
5
16
3
6
15
10 MΩ
OSC2
10 µF
20 pF
VSSA
VSS
VDD
VDD
0.1 µF
7
VDD
1
MC68HC125
2
3
6
5
4
7
NOTE: Position A — Bus clock = CGMXCLK ÷ 4 or CGMVCLK ÷ 4
Position B — Bus clock = CGMXCLK ÷ 2
VDD
14
10 kΩ
PTA0
VDD
10 kΩ
A
(See
NOTE.) B
PTC3
VDD
10 kΩ
PTC0
PTC1
Figure 1. Monitor mode circuit
MC68HC08AZ32
3-mon
MOTOROLA
Monitor ROM (MON)
139
Monitor ROM (MON)
Entering monitor
mode
Table 1 shows the pin conditions for entering monitor mode.
IRQ1 Pin
PTC0 Pin
PTC1 Pin
PTA0 Pin
PTC3 Pin
Table 1. Mode selection
Mode
VDD + VHI
1
0
1
1
Monitor
CGMXCLK
CGMVCLK
----------------------------- or ----------------------------2
2
CGMOUT
-------------------------2
VDD + VHI
1
0
1
0
Monitor
CGMXCLK
CGMOUT
-------------------------2
CGMOUT
Bus
Frequency
Enter monitor mode by either
•
Executing a software interrupt instruction (SWI) or
•
Applying a ‘0’ and then a ‘1’ to the RST pin.
Once out of reset, the MCU waits for the host to send eight security bytes
(see Security on page 146). After the security bytes, the MCU sends a
break signal (10 consecutive ‘0’s) to the host computer, indicating that it
is ready to receive a command.
Monitor mode uses alternate vectors for reset, SWI, and break interrupt.
The alternate vectors are in the $FE page instead of the $FF page and
allow code execution from the internal monitor firmware instead of user
code. The COP module is disabled in monitor mode as long as VDD + VHI
(see 5.0 Volt DC Electrical Characteristics on page 396), is applied to
either the IRQ1 pin or the RST pin. See
System Integration Module (SIM) on page 71 for more information on
modes of operation.
NOTE:
Holding the PTC3 pin low when entering monitor mode causes a bypass
of a divide-by-two stage at the oscillator. The CGMOUT frequency is
equal to the CGMXCLK frequency, and the OSC1 input directly
generates internal bus clocks. In this case, the OSC1 signal must have
a 50% duty cycle at maximum bus frequency.
Table 2 is a summary of the differences between user mode and monitor
mode.
MC68HC08AZ32
140
4-mon
Monitor ROM (MON)
MOTOROLA
Monitor ROM (MON)
Functional description
Table 2. Mode differences
Functions
Modes
COP
Reset
Vector
High
Reset
Vector
Low
Break
Vector
High
Break
Vector
Low
SWI
Vector
High
SWI
Vector
Low
User
Enabled
$FFFE
$FFFF
$FFFC
$FFFD
$FFFC
$FFFD
Monitor
Disabled(1)
$FEFE
$FEFF
$FEFC
$FEFD
$FEFC
$FEFD
1. If the high voltage (VDD + VHI) is removed from the IRQ1/VPP pin or the RST pin, the SIM asserts its COP
enable output. The COP is a mask option enabled or disabled by the COPD bit in the mask option register. See 5.0 Volt DC Electrical Characteristics on page 396.
Data format
Communication with the monitor ROM is in standard non-return-to-zero
(NRZ) mark/space data format. (See Figure 2 and Figure 3).
START
BIT
BIT 0
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
STOP
BIT
NEXT
START
BIT
Figure 2. Monitor data format
$A5
START
BIT
BIT 0
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
BREAK
START
BIT
BIT 0
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
STOP
BIT
STOP
BIT
NEXT
START
BIT
NEXT
START
BIT
Figure 3. Sample monitor waveforms
The data transmit and receive rate can be anywhere from 4800 baud to
28.8K baud. Transmit and receive baud rates must be identical.
MC68HC08AZ32
5-mon
MOTOROLA
Monitor ROM (MON)
141
Monitor ROM (MON)
Echoing
The monitor ROM immediately echoes each received byte back to the
PTA0 pin for error checking, as shown in Figure 4.
SENT TO
MONITOR
READ
READ
ADDR. HIGH
ADDR. HIGH ADDR. LOW ADDR. LOW
DATA
ECHO
RESULT
Figure 4. Read transaction
Any result of a command appears after the echo of the last byte of the
command.
Break signal
A break signal is a start bit followed by nine low bits. This is shown in
Figure 4. When the monitor receives a break signal, it drives the PTA0
pin high for the duration of two bits before echoing the break signal.
MISSING STOP BIT
TWO-STOP-BIT DELAY BEFORE ZERO ECHO
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
Figure 5. Break transaction
Commands
The monitor ROM uses the following commands:
•
READ (read memory)
•
WRITE (write memory)
•
IREAD (indexed read)
•
IWRITE (indexed write)
•
READSP (read stack pointer)
•
RUN (run user program)
MC68HC08AZ32
142
6-mon
Monitor ROM (MON)
MOTOROLA
Monitor ROM (MON)
Functional description
Table 3. READ (read memory) command
Description
Read byte from memory
Operand
Specifies 2-byte address in high byte:low byte order
Data returned
Returns contents of specified address
Opcode
$4A
Command sequence
SENT TO
MONITOR
READ
READ
ADDR. HIGH ADDR. HIGH ADDR. LOW
ADDR. LOW
ECHO
DATA
RESULT
Table 4. WRITE (write memory) command
Description
Write byte to memory
Operand
Specifies 2-byte address in high byte:low byte order; low byte followed by data byte
Data returned
None
Opcode
$49
Command sequence
SENT TO
MONITOR
WRITE
WRITE
ADDR. HIGH
ADDR. HIGH ADDR. LOW
ADDR. LOW
DATA
DATA
ECHO
MC68HC08AZ32
7-mon
MOTOROLA
Monitor ROM (MON)
143
Monitor ROM (MON)
Table 5. IREAD (indexed read) command
Description
Read next 2 bytes in memory from last address accessed
Operand
Specifies 2-byte address in high byte:low byte order
Data returned
Returns contents of next two addresses
Opcode
$1A
Command sequence
SENT TO
MONITOR
IREAD
IREAD
DATA
DATA
RESULT
ECHO
Table 6. IWRITE (indexed write) command
Description
Write to last address accessed + 1
Operand
Specifies single data byte
Data returned
None
Opcode
$19
Command sequence
SENT TO
MONITOR
IWRITE
IWRITE
DATA
DATA
ECHO
A sequence of IREAD or IWRITE commands can sequentially access a
block of memory over the full 64K byte memory map.
MC68HC08AZ32
144
8-mon
Monitor ROM (MON)
MOTOROLA
Monitor ROM (MON)
Functional description
Table 7. READSP (read stack pointer) command
Description
Reads stack pointer
Operand
None
Data returned
Returns stack pointer in high byte:low byte order
Opcode
$0C
Command sequence
SENT TO
MONITOR
READSP
READSP
SP HIGH
SP LOW
RESULT
ECHO
Table 8. RUN (run user program) command
Description
Executes RTI instruction
Operand
None
Data returned
None
Opcode
$28
Command sequence
SENT TO
MONITOR
RUN
RUN
ECHO
Baud rate
With a 4.9152MHz crystal and the PTC3 pin at ’1’ during reset, data is
transferred between the monitor and host at 4800 baud. If the PTC3 pin
is at ‘0’ during reset, the monitor baud rate is 9600. When the CGM
output, CGMOUT, is driven by the PLL, the baud rate is determined by
the MUL[7:4] bits in the PLL programming register (PPG). Refer to
Clock Generator Module (CGM) on page 95.
MC68HC08AZ32
9-mon
MOTOROLA
Monitor ROM (MON)
145
Monitor ROM (MON)
Table 9. Monitor baud rate selection
VCO Frequency Multiplier (N)
Monitor
Baud
Rate
Security
1
2
3
4
5
6
4800
9600
14,400
19,200
24,000
28,800
A security feature discourages unauthorized reading of EPROM
locations while in monitor mode. The host can bypass the security
feature at monitor mode entry by sending eight security bytes that match
the byte locations $FFF6-$FFFD. Locations $FFF6-$FFFD contain
user-defined data.
NOTE:
Do not leave locations $FFF6-$FFFD blank. For security reasons,
program locations $FFF6-$FFFD even if they are not used for vectors. If
ROM is unprogrammed, the eight security byte values to be sent are
$FF, the unprogrammed state of ROM.
During monitor mode entry, the MCU waits after the power-on reset for
the host to send the eight security bytes on pin PA0.
If the received bytes match those at locations $FFF6-$FFFD, the host
bypasses the security feature and can read all EPROM locations and
execute code from EPROM. Security remains bypassed until a power-on
reset occurs. After the host bypasses security, any reset other than a
power-on reset requires the host to send another eight bytes. If the reset
was not a power-on reset, security remains bypassed regardless of the
data that the host sends.
If the received bytes do not match the dta at locations $FFF6-$FFFD, the
host fails to bypass the security feature. The MCU remains in monitor
mode, but reading EPROM locations returns undefined data, and trying
to execute code from EPROM causes an illegal address reset. After the
host fails to bypass security, any reset other than a power-on reset
causes an endless loop of illegal address resets.
After reveiving the eight security bytes from the host, the MCU transmits
a break character signalling that it is ready to receive a command.
MC68HC08AZ32
146
10-mon
Monitor ROM (MON)
MOTOROLA
Monitor ROM (MON)
Functional description
NOTE:
The MCU does not transmit a break character until after the host sends
the eight security bytes.
VDD
4096 + 32 CGMXCLK CYCLES
RST
24 CGMXCLK CYCLES
PA7
Command
Byte 8
Byte 2
Byte 1
256 CGMXCLK CYCLES (ONE BIT TIME)
FROM HOST
PA0
4
Break
2
1
Command Echo
NOTE: 1 = Echo delay (2 bit times)
2 = Data return delay (2 bit times)
4 = Wait 1 bit time before sending next byte.
1
Byte 8 Echo
Byte 1 Echo
FROM MCU
1
Byte 2 Echo
4
1
Figure 6. Monitor mode entry timing
MC68HC08AZ32
MOTOROLA
Monitor ROM (MON)
147
Monitor ROM (MON)
MC68HC08AZ32
148
Monitor ROM (MON)
MOTOROLA
Computer Operating Properly Module (COP)
COP
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150
I/O Signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
CGMXCLK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
STOP instruction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
COPCTL write. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
Power-on reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
Internal reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
Reset vector fetch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
COPD (COP disable) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
COP Control register (COPCTL). . . . . . . . . . . . . . . . . . . . . . . . . . . . 153
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153
Monitor mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153
Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154
WAIT mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154
STOP mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154
COP module during break interrupts. . . . . . . . . . . . . . . . . . . . . . . . . 154
Introduction
This section describes the computer operating properly (COP) module,
a free-running counter that generates a reset if allowed to overflow. The
COP module helps software recover from runaway code. COP resets
can be prevented by periodically clearing the COP counter.
MC68HC08AZ32
1-cop
MOTOROLA
Computer Operating Properly Module (COP)
149
Computer Operating Properly Module (COP)
Functional description
Figure 1 shows the structure of the COP module.
CLEAR BITS 12–4
STOP INSTRUCTION
INTERNAL RESET SOURCES(1)
RESET VECTOR FETCH
12-BIT COP PRESCALER
CLEAR ALL BITS
CGMXCLK
RESET
RESET STATUS REGISTER
COPCTL WRITE
COPMODULE
COPEN (FROM SIM)
COPD (FROM MOR)
RESET
COPCTL WRITE
NOTE:1. See
6-BIT COP COUNTER
CLEAR
COP COUNTER
Active resets from internal sources on page 78.
Figure 1. COP block diagram
MC68HC08AZ32
150
2--cop
Computer Operating Properly Module (COP)
MOTOROLA
Computer Operating Properly Module (COP)
Functional description
Table 1. COP I/O register summary
Register Name
Bit 7
6
5
4
3
COPControlRegister(COPCTL)
2
1
Bit 0
Addr.
$FFFF
The COP counter is a free-running 6-bit counter preceded by a12-bit
prescaler. If not cleared by software, the COP counter overflows and
generates an asynchronous reset after 213 – 24 , or 218 – 24CGMXCLK
cycles, depending on the state of the COP rate select bit, COPRS in
MORA. When COPRS = 1, a 4.9152 MHz crystal, gives a COP timeout
period of 53.3ms. Writing any value to location $FFFF before overflow
occurs prevents a COP reset by clearing the COP counter and stages 5
through 12 of the prescaler.
NOTE:
In Expanded mode location $FFFF will be external to the MCU.
Therefore during the COP clearing operation, the peripheral located at
$FFFF will also be written to.
A COP reset pulls the RST pin low for 32 CGMXCLK cycles and sets the
COP bit in the SIM reset status register (SRSR). See SIM reset status
register (SRSR) on page 92.The COP should be cleared immediately
before entering or after exiting STOP mode to assure a full COP timeout
period. A CPU interrupt routine or a DMA service routine can be used to
clear the COP.
NOTE:
COP clearing instructions should be placed in the main program and not
in an interrupt subroutine. Such an interrupt subroutine could keep the
COP from generating a reset even while the main program is not working
properly.
MC68HC08AZ32
3-cop
MOTOROLA
Computer Operating Properly Module (COP)
151
Computer Operating Properly Module (COP)
I/O Signals
The following paragraphs describe the signals shown in Figure 1.
CGMXCLK
CGMXCLK is the crystal oscillator output signal. The CGMXCLK
frequency is equal to the crystal frequency.
STOP instruction
The STOP instruction clears the SIM counter.
COPCTL write
Writing any value to the COP control register (COPCTL) (see COP
Control register (COPCTL) on page 153), clears the COP counter and
clears bits 12 – 4 of the SIM counter. Reading the COP control register
returns the reset vector.
Power-on reset
The power-on reset (POR) circuit in the SIM clears the SIM counter 4096
CGMXCLK cycles after power-up.
Internal reset
An internal reset clears the SIM counter and the COP counter.
Reset vector fetch
A reset vector fetch occurs when the vector address appears on the data
bus. A reset vector fetch clears the SIM counter.
COPD (COP
disable)
The COPD signal reflects the state of the COP disable bit (COPD) in the
configuration register (CONFIG). See Mask Options on page 125.
MC68HC08AZ32
152
4-cop
Computer Operating Properly Module (COP)
MOTOROLA
Computer Operating Properly Module (COP)
COP Control register (COPCTL)
COP Control register (COPCTL)
The COP control register is located at address $FFFF and overlaps the
reset vector. Writing any value to $FFFF clears the COP counter and
starts a new timeout period. Reading location $FFFF returns the low
byte of the reset vector.
Bit 7
COPCTL
$FFFF
6
5
4
3
Read:
Low byte of reset vector
Write:
Clear COP counter
Reset:
Unaffected by reset
2
1
Bit 0
Figure 2. COP control register (COPCTL)
Interrupts
The COP does not generate CPU interrupt requests or DMA service
requests.
Monitor mode
The COP is disabled in monitor mode when VDD + VHI is present on the
IRQ1 pin or on the RST pin.
MC68HC08AZ32
5-cop
MOTOROLA
Computer Operating Properly Module (COP)
153
Computer Operating Properly Module (COP)
Low-power modes
The WAIT and STOP instructions put the MCU in
low-power-consumption standby modes.
WAIT mode
The COP continues to operate during WAIT mode. To prevent a COP
reset during WAIT mode, the COP counter should be cleared
periodically in a CPU interrupt routine or a DMA service routine.
STOP mode
STOP mode turns off the CGMXCLK input to the COP and clears the
SIM counter. The COP should be serviced immediately before entering
or after exiting STOP mode to ensure a full COP timeout period after
entering or exiting STOP mode.
The STOP bit in the mask option register (MOR) enables the STOP
instruction. To prevent inadvertently turning off the COP with a STOP
instruction, the STOP instruction should be disabled by programming the
STOP bit to ‘0’.
COP module during break interrupts
The COP is disabled during a break interrupt when VDD + VHI is present
on the RST pin.
MC68HC08AZ32
154
6-cop
Computer Operating Properly Module (COP)
MOTOROLA
Low-Voltage Inhibit (LVI)
LVI
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156
Polled LVI operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157
Forced reset operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157
False reset protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157
LVI Status Register (LVISR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158
LVI interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159
Low-power modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159
WAIT mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159
Introduction
This section describes the low-voltage inhibit module, which monitors
the voltage on the VDD pin and can force a reset when the VDD voltage
falls to the LVI trip voltage.
MC68HC08AZ32
1-lvi
MOTOROLA
Low-Voltage Inhibit (LVI)
155
Low-Voltage Inhibit (LVI)
Features
Features of the LVI module include the following:
•
Programmable LVI reset
•
Programmable power consumption
•
Digital filtering of VDD pin level
Functional description
Figure 1 shows the structure of the LVI module. The LVI is enabled out
of reset. The LVI module contains a bandgap reference circuit and
comparator. The LVI power bit, LVIPWRD, enables the LVI to monitor
VDD voltage. The LVI reset bit, LVIRSTD, enables the LVI module to
generate a reset when VDD falls below a voltage, LVITRIPF, and remains
at or below that level for 9 or more consecutive CPU cycles. LVIPWRD
and LVIRSTD are mask options. See Mask Options on page 125 . Once
an LVI reset occurs, the MCU remains in reset until VDD rises above a
voltage, LVITRIPR. VDD must be above LVITRIPR for only one CPU cycle to
bring the MCU out of reset. The output of the comparator controls the
state of the LVIOUT flag in the LVI status register (LVISR).
An LVI reset also drives the RST pin low to provide low-voltage
protection to external peripheral devices.
VDD
LVIPWRD
(FROM MOR)
(FROM MOR)
CPU CLOCK
LOW VDD
DETECTOR
VDD > LVITRIP = 0
VDD < LVITRIP = 1
ANLGTRIP
LVIRSTD
VDD
DIGITAL FILTER
LVIOUT
MC68HC08AZ32
156
LVI RESET
2--lvi
Low-Voltage Inhibit (LVI)
MOTOROLA
Low-Voltage Inhibit (LVI)
Functional description
Figure 1. LVI module block diagram
Table 1. LVI I/O register summary
Register Name
Bit 7
6
5
LVIStatusRegister(LVISR) LVIOUT
4
3
2
1
Bit 0
Addr.
$FE0F
=Unimplemented
Polled LVI
operation
In applications that can operate at VDD levels below the LVITRIPF level,
software can monitor VDD by polling the LVIOUT bit. In the mask option
register, the LVIPWRD and LVIRSTD bits must be at ‘0’ to enable the
LVI module and to enable the LVI resets. Also, the LVIPRWD bit must
be at ‘0’ to enable the LVI module, and the LVIRSTD bit must be at ‘1’ to
disable LVI resets.
Forced reset
operation
In applications that require VDD to remain above the LVITRIPF level,
enabling LVI resets allows the LVI module to reset the MCU when VDD
falls to the LVITRIPF level and remains at or below that level for 9 or more
consecutive CPU cycles. In the mask option register, the LVIPWRD and
LVIRSTD bits must be at ‘0’ to enable the LVI module and to enable LVI
resets.
False reset
protection
The VDD pin level is digitally filtered to reduce false resets due to power
supply noise. In order for the LVI module to reset the MCU,VDD must
remain at or below the LVITRIPF level for 9 or more consecutive CPU
cycles. VDD must be above LVITRIPR for only one CPU cycle to bring the
MCU out of reset.
MC68HC08AZ32
3-lvi
MOTOROLA
Low-Voltage Inhibit (LVI)
157
Low-Voltage Inhibit (LVI)
LVI Status Register (LVISR)
The LVI status register flags VDD voltages below the LVITRIPF level.
LVISR
$FE0F
Read:
Bit 7
6
5
4
3
2
1
Bit 0
LVIOUT
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Write:
Reset:
= Unimplemented
Figure 2. LVI Status Register (LVISR)
LVIOUT — LVI Output Bit
This read-only flag becomes set when VDD falls below the LVITRIPF
voltage for 32-40 CGMXCLK cycles. (See Table 2). Reset clears the
LVIOUT bit.
Table 2. LVIOUT bit indication
VDD
at level:
for number of CGMXCLK
cycles:
LVIOUT
VDD > LVITRIPR
ANY
0
VDD < LVITRIPF
< 32 CGMXCLK cycles
0
VDD < LVITRIPF
between 32 & 40 CGMXCLK
cycles
0 or 1
VDD < LVITRIPF
> 40 CGMXCLK cycles
1
LVITRIPF < VDD < LVITRIPR
ANY
Previous Value
MC68HC08AZ32
158
4-lvi
Low-Voltage Inhibit (LVI)
MOTOROLA
Low-Voltage Inhibit (LVI)
LVI interrupts
LVI interrupts
The LVI module does not generate interrupt requests.
Low-power modes
The WAIT instruction puts the MCU in low-power-consumption standby
mode.
WAIT mode
When the LVIPWRD mask option is programmed to ‘0’, the LVI module
is active after a WAIT instruction.
When the LVIRSTD mask option is programmed to ‘0’, the LVI module
can generate a reset and bring the MCU out of WAIT mode.
MC68HC08AZ32
5-lvi
MOTOROLA
Low-Voltage Inhibit (LVI)
159
Low-Voltage Inhibit (LVI)
MC68HC08AZ32
160
6-lvi
Low-Voltage Inhibit (LVI)
MOTOROLA
External Interrupt Module (IRQ)
IRQ
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 161
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 161
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162
IRQ1I pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165
IRQ module during break interrupts . . . . . . . . . . . . . . . . . . . . . . . . . 166
IRQ status and control register (ISCR) . . . . . . . . . . . . . . . . . . . . . . . 166
Introduction
The IRQ module provides the nonmaskable interrupt input.
Features
Features of the IRQ module include the following:
•
Dedicated external interrupt pins (IRQ1)
•
IRQ1 interrupt control bit
•
Hysteresis buffer
•
Programmable edge-only or edge and level interrupt sensitivity
•
Automatic interrupt acknowledge
MC68HC08AZ32
1-irq
MOTOROLA
External Interrupt Module (IRQ)
161
External Interrupt Module (IRQ)
Functional description
A ’0’ applied to any of the external interrupt pins can latch a CPU
interrupt request. Figure 3 shows the structure of the IRQ module.
Interrupt signals on the IRQ1 pin are latched into the IRQ1 latch. An
interrupt latch remains set until one of the following occurs:
•
Vector fetch — a vector fetch automatically generates an interrupt
acknowledge signal which clears the latch that caused the vector
fetch.
•
Software clear — software can clear an interrupt latch by writing
to the appropriate acknowledge bit in the interrupt status and
control register (ISCR). Writing a ’1’ to the ACK1 bit clears the
IRQ1 latch.
•
Reset — a reset automatically clears the interrupt latch.
INTERNAL ADDRESS BUS
ACK1
TOCPUFOR
BIL/BIH
INSTRUCTIONS
VECTOR
FETCH
DECODER
VDD
IRQ1F
D
IRQ1
CLR
Q
CK
SYNCHRONIZER
IRQ1
INTERRUPT
REQUEST
HIGH
VOLTAGE
DETECT
TOMODE
SELECT
LOGIC
IRQ1
LATCH
IMASK1
MODE1
MC68HC08AZ32
162
2-irq
External Interrupt Module (IRQ)
MOTOROLA
External Interrupt Module (IRQ)
Functional description
Figure 3. IRQ module block diagram
Table 1. IRQ I/O register summary
Register Name
Bit 7
IRQ Status/Control Register
(ISCR)
6
5
4
3
2
IRQF1
ACK1
1
Bit 0
Addr.
IMASK1 MODE1 $001A
All of the external interrupt pins are falling-edge-triggered and are
software-configurable to be both falling-edge and low-level-triggered.
The MODE1 bit in the ISCR controls the triggering sensitivity of the IRQ1
pin.
When an interrupt pin is edge-triggered only, the interrupt latch remains
set until a vector fetch, software clear, or reset occurs.
When an interrupt pin is both falling-edge and low-level-triggered, the
interrupt latch remains set until both of the following occur:
•
Vector fetch or software clear
•
Return of the interrupt pin to ’1’
The vector fetch or software clear may occur before or after the interrupt
pin returns to ’1’. As long as the pin is low, the interrupt request remains
pending. A reset will clear the latch and the MODEx1control bit, thereby
clearing the interrupt even if the pin stays low.
When set, the IMASK1 bit in the ISCR mask all external interrupt
requests. A latched interrupt request is not presented to the interrupt
priority logic unless the corresponding IMASK bit is clear.
NOTE:
The interrupt mask (I) in the condition code register (CCR) masks all
interrupt requests, including external interrupt requests. See Figure 4
MC68HC08AZ32
3-irq
MOTOROLA
External Interrupt Module (IRQ)
163
External Interrupt Module (IRQ)
.
FROMRESET
YES
IBITSET?
NO
INTERRUPT?
YES
NO
STACKCPUREGISTERS.
SETIBIT.
LOADPCWITHINTERRUPTVECTOR.
FETCHNEXT
INSTRUCTION.
SWI
INSTRUCTION?
YES
NO
RTI
INSTRUCTION?
YES
UNSTACKCPUREGISTERS.
NO
EXECUTEINSTRUCTION.
Figure 4. IRQ interrupt flowchart
MC68HC08AZ32
164
4-irq
External Interrupt Module (IRQ)
MOTOROLA
External Interrupt Module (IRQ)
Functional description
IRQ1I pin
A ’0’ on the IRQ1 pin can latch an interrupt request into the IRQ1 latch.
A vector fetch, software clear, or reset clears the IRQ1 latch.
If the MODE1 bit is set, the IRQ1 pin is both falling-edge-sensitive and
low-level-sensitive. With MODE1 set, both of the following actions must
occur to clear the IRQ1 latch:
•
Vector fetch or software clear — a vector fetch generates an
interrupt acknowledge signal to clear the latch. Software may
generate the interrupt acknowledge signal by writing a ’1’ to the
ACK1 bit in the interrupt status and control register (ISCR). The
ACK1 bit is useful in applications that poll the IRQ1 pin and require
software to clear the IRQ1 latch. Writing to the ACK1 bit can also
prevent spurious interrupts due to noise. Setting ACK1 does not
affect subsequent transitions on the IRQ1 pin. A falling edge that
occurs after writing to the ACK1 bit latches another interrupt
request. If the IRQ1 mask bit, IMASK1, is clear, the CPU loads the
program counter with the vector address at locations $FFFA and
$FFFB.
•
Return of the IRQ1 pin to ’1’ — as long as the IRQ1 pin is at ’0’,
the IRQ1 latch remains set.
The vector fetch or software clear and the return of the IRQ1 pin to ’1’
may occur in any order. The interrupt request remains pending as long
as the IRQ1 pin is at ’0’. A reset will clear the latch and the MODEx
control bit, thereby clearing the interrupt even if the pin stays low.
If the MODE1 bit is clear, the IRQ1 pin is falling-edge-sensitive only.
With MODE1 clear, a vector fetch or software clear immediately clears
the IRQ1 latch.
The IRQF1 bit in the ISCR register can be used to check for pending
interrupts. The IRQF1 bit is not affected by the IMASK1 bit, which makes
it useful in applications where polling is preferred.
The BIH or BIL instruction is used to read the logic level on the IRQ1 pin.
NOTE:
When using the level-sensitive interrupt trigger, false interrupts can be
avoided by masking interrupt requests in the interrupt routine.
MC68HC08AZ32
5-irq
MOTOROLA
External Interrupt Module (IRQ)
165
External Interrupt Module (IRQ)
IRQ module during break interrupts
The system integration module (SIM) controls whether the IRQ1
interrupt latch can be cleared during the break state. The BCFE bit in the
SIM break flag control register (SBFCR) enables software to clear the
latches during the break state. See SIM break flag control register
(SBFCR) on page 93.
To allow software to clear the IRQ1 latch during a break interrupt, a ’1’
is written to the BCFE bit. If a latch is cleared during the break state, it
remains cleared when the MCU exits the break state.
To protect the latches during the break state, a ’0’ is written to the BCFE
bit. With BCFE at ’0’ (its default state), writing to the ACK1 bit in the IRQ
status and control register during the break state has no effect on the
IRQ latch.
IRQ status and control register (ISCR)
The IRQ status and control register (ISCR) controls and monitors
operation of the IRQ module. The ISCR performs the following functions:
•
Indicates the state of the IRQ1 interrupt flag
•
Clears the IRQ1 interrupt latch
•
Masks IRQ1 interrupt requests
•
Controls triggering sensitivity of the IRQ1 interrupt pin
Bit 7
ISCR
$001A
6
5
4
Read:
3
2
IRQF1
0
1
Bit 0
IMASK1 MODE1
ACK1
Write:
Reset:
0
0
0
0
0
0
0
0
= Unimplemented
Figure 5. IRQ status and control register (ISCR)
MC68HC08AZ32
166
6-irq
External Interrupt Module (IRQ)
MOTOROLA
External Interrupt Module (IRQ)
IRQ status and control register (ISCR)
IRQ1F — IRQ1 flag
This read-only status bit is high when the IRQ1 interrupt is pending.
1 = Interrupt pending
0 = Interrupt not pending
ACK1 — IRQ1 interrupt request acknowledge bit
Writing a ’1’ to this write-only bit clears the IRQ1 latch. ACK1 always
reads as ’0’. Reset clears ACK1.
IMASK1 — IRQ1 Interrupt mask bit
Writing a ’1’ to this read/write bit disables IRQ1 interrupt requests.
Reset clears IMASK1.
1 = IRQ1 interrupt requests disabled
0 = IRQ1 interrupt requests enabled
MODE1 — IRQ1 edge/level select bit
This read/write bit controls the triggering sensitivity of the IRQ1/VPP
pin. Reset clears MODE1.
1 = Interrupt requests on falling edges and low levels
0 = Interrupt requests on falling edges only
MC68HC08AZ32
7-irq
MOTOROLA
External Interrupt Module (IRQ)
167
External Interrupt Module (IRQ)
MC68HC08AZ32
168
8-irq
External Interrupt Module (IRQ)
MOTOROLA
Serial Communications Interface Module (SCI)
SCI
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 169
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171
Data format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171
Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 174
Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 178
Low-power modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187
Wait mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187
STOP mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187
SCI during break module interrupts . . . . . . . . . . . . . . . . . . . . . . . . . 188
I/O signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 189
PTE0/TxD (transmit data) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 189
PTE1/RxD (receive data) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 189
I/O registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 190
SCI control register 1 (SCC1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 190
SCI Control Register 2 (SCC2) . . . . . . . . . . . . . . . . . . . . . . . . . . . 193
SCI control register 3 (SCC3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196
SCI status register 1 (SCS1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199
SCI status register 2 (SCS2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203
SCI data register (SCDR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 204
SCI baud rate register (SCBR) . . . . . . . . . . . . . . . . . . . . . . . . . . . 205
Introduction
This section describes the serial communications interface module,
which allows high-speed asynchronous communications with peripheral
devices and other MCUs.
NOTE:
DMA associated functions are only valid if the MCU has a DMA module.
MC68HC08AZ32
1-sci
MOTOROLA
Serial Communications Interface Module (SCI)
169
Serial Communications Interface Module (SCI)
Features
Features of the SCI module include the following:
•
Full duplex operation
•
Standard mark/space non-return-to-zero (NRZ) format
•
32 programmable baud rates
•
Programmable 8-bit or 9-bit character length
•
Separately enabled transmitter and receiver
•
Separate receiver and transmitter CPU interrupt requests
•
Separate receiver and transmitter DMA service requests
•
Programmable transmitter output polarity
•
Two receiver wake-up methods:
– Idle line wake-up
– Address mark wake-up
•
Interrupt-driven operation with eight interrupt flags:
– Transmitter empty
– Transmission complete
– Receiver full
– Idle receiver input
– Receiver overrun
– Noise error
– Framing error
– Parity error
•
Receiver framing error detection
•
Hardware parity checking
•
1/16 bit-time noise detection
MC68HC08AZ32
170
2--sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
Functional description
Functional description
Figure 1 shows the structure of the SCI module. The SCI allows
full-duplex, asynchronous, NRZ serial communication between the MCU
and remote devices, including other MCUs. The transmitter and receiver
of the SCI operate independently, although they use the same baud rate
generator. During normal operation, the CPU monitors the status of the
SCI, writes the data to be transmitted, and processes received data.
During DMA transfers, the DMA fetches data from memory for the SCI
to transmit and/or the DMA stores received data in memory.
Table 1. SCI I/O register summary
Register Name
Bit 7
5
4
3
2
1
Bit 0
Addr.
SCIControlRegister1(SCC1) LOOPS ENSCI
TXINV
M
WAKE
ILTY
PEN
PTY
$0013
SCIControlRegister2(SCC2) SCTIE
SCRIE
ILIE
TE
RE
RWU
SBK
$0014
ORIE
NEIE
FEIE
PEIE $0015
OR
NF
FE
PE
$0016
BKF
RPF
$0017
SCIControlRegister3(SCC3)
R8
SCIStatusRegister1(SCS1) SCTE
6
TCIE
T8
TC
DMARE DMATE
SCRF
IDLE
SCIStatusRegister2(SCS2)
SCIDataRegister(SCDR)
SCIBaudRateRegister(SCBR)
$0018
SCP1
SCP0
SCR2
SCR1
SCR0 $0019
=Unimplemented
Data format
The SCI uses the standard non-return-to-zero mark/space data format
illustrated in Figure 6.
MC68HC08AZ32
3-sci
MOTOROLA
Serial Communications Interface Module (SCI)
171
Serial Communications Interface Module (SCI)
8-BIT DATA FORMAT
(BIT M IN SCC1 CLEAR)
START
BIT
BIT 0
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
POSSIBLE
PARITY
BIT
BIT 7
9-BIT DATA FORMAT
(BIT M IN SCC1 SET)
START
BIT
BIT 0
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
STOP
BIT
NEXT
START
BIT
POSSIBLE
PARITY
BIT
BIT 6
BIT 7
BIT 8
STOP
BIT
NEXT
START
BIT
Figure 6. SCI data formats
MC68HC08AZ32
172
4-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
Functional description
INTERNAL BUS
ERROR
INTERRUPT
CONTROL
RECEIVE
SHIFT REGISTER
SCI DATA
REGISTER
RECEIVER
INTERRUPT
CONTROL
DMA
INTERRUPT
CONTROL
PTE1/RxD
TRANSMITTER
INTERRUPT
CONTROL
SCI DATA
REGISTER
TRANSMIT
SHIFT REGISTER
PTE2/TxD
TXINV
SCTIE
R8
TCIE
T8
SCRIE
ILIE
DMARE
TE
DMATE
SCTE
RE
TC
RWU
SBK
SCRF
OR
ORIE
IDLE
NF
NEIE
FE
FEIE
PE
PEIE
LOOPS
LOOPS
FLAG
CONTROL
RECEIVE
CONTROL
WAKE-UP
CONTROL
ENSCI
ENSCI
TRANSMIT
CONTROL
BKF
M
RPF
WAKE
ILTY
CGMXCLK
÷4
PREBAUD RATE
SCALER GENERATOR
÷16
PEN
PTY
DATA SELECTION
CONTROL
Figure 1. SCI module block diagram
MC68HC08AZ32
5-sci
MOTOROLA
Serial Communications Interface Module (SCI)
173
Serial Communications Interface Module (SCI)
Transmitter
Figure 2 shows the structure of the SCI transmitter.
INTERNAL BUS
÷ 16
SCP1
SCP0
SCR1
H
11-BIT
TRANSMIT
SHIFT REGISTER
8
7
6
3
2
1
0
L
PTE2/TxD
PARITY
GENERATION
T8
DMATE
DMATE
SCTIE
SCTE
DMATE
SCTE
SCTIE
TC
TCIE
BREAK
(ALL ZEROS)
LOAD FROM SCDR
M
PTY
4
PREAMBLE
(ALL ONES)
TXINV
PEN
5
MSB
TRANSMITTER DMA SERVICE REQUEST
SCR0
TRANSMITTER CPU INTERRUPT REQUEST
SCR2
START
SCI DATA REGISTER
SHIFT ENABLE
PREBAUD
SCALER DIVIDER
STOP
CGMXCLK
÷4
TRANSMITTER
CONTROL LOGIC
SCTE
SBK
LOOPS
SCTIE
ENSCI
TC
TE
TCIE
Figure 2. SCI transmitter
Character length
The transmitter can accommodate either 8-bit or 9-bit data. The state
of the M bit in SCI control register 1 (SCC1) determines character
length. When transmitting 9-bit data, bit T8 in SCI control register 3
(SCC3) is the ninth bit (bit 8).
MC68HC08AZ32
174
6-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
Functional description
Character transmission
During an SCI transmission, the transmit shift register shifts a
character out to the PTE0/TxD pin. The SCI data register (SCDR) is
the write-only buffer between the internal data bus and the transmit
shift register. To initiate an SCI transmission:
1. Enable the SCI by writing a ’1’ to the enable SCI bit
(ENSCI) in SCI control register 1 (SCC1).
2. Enable the transmitter by writing a ’1’ to the transmitter
enable bit (TE) in SCI control register 2 (SCC2).
3. Clear the SCI transmitter empty bit by first reading SCI
status register 1 (SCS1) and then writing to the SCDR. In a
DMA transfer, the DMA automatically clears the SCTE bit
by writing to the SCDR.
4. Repeat step 3 for each subsequent transmission.
At the start of a transmission, transmitter control logic automatically
loads the transmit shift register with a preamble of ’1’s. After the
preamble shifts out, control logic transfers the SCDR data into the
transmit shift register. A ’0’ start bit automatically goes into the least
significant bit position of the transmit shift register. A ’1’ STOP bit goes
into the most significant bit position.
The SCI transmitter empty bit, SCTE, in SCS1 becomes set when the
SCDR transfers a byte to the transmit shift register. The SCTE bit
indicates that the SCDR can accept new data from the internal data
bus. If the SCI transmit interrupt enable bit, SCTIE, in SCC2 is also
set, the SCTE bit generates a transmitter CPU interrupt request or a
transmitter DMA service request.
The SCTE bit generates a transmitter DMA service request if the DMA
transfer enable bit, DMATE, in SCI control register 3 (SCC3) is set.
Setting the DMATE bit enables the SCTE bit to generate transmitter
DMA service requests and disables transmitter CPU interrupt
requests.
When the transmit shift register is not transmitting a character, the
PTE0/TxD pin goes to the idle condition, ’1’. If at any time software clears
the ENSCI bit in SCI control register 1 (SCC1), the transmitter and receiver
relinquish control of the port E pins.
MC68HC08AZ32
7-sci
MOTOROLA
Serial Communications Interface Module (SCI)
175
Serial Communications Interface Module (SCI)
Table 2. SCI transmitter I/O register summary
Register Name
Bit 7
5
4
3
2
1
Bit 0
Addr.
SCIControlRegister1(SCC1) LOOPS ENSCI
TXINV
M
WAKE
ILTY
PEN
PTY
$0013
SCIControlRegister2(SCC2) SCTIE
SCRIE
ILIE
TE
RE
RWU
SBK
$0014
ORIE
NEIE
FEIE
PEIE $0015
OR
NF
FE
SCIControlRegister3(SCC3)
R8
SCIStatusRegister1(SCS1) SCTE
6
TCIE
T8
TC
DMARE DMATE
SCRF
IDLE
SCIDataRegister(SCDR)
SCIBaudRateRegister(SCBR)
PE
$0016
$0018
SCP1
SCP0
SCR2
SCR1
SCR0 $0019
=Unimplemented
Break characters
Writing a ’1’ to the send break bit, SBK, in SCC2 loads the transmit shift
register with a break character. A break character contains all ’0’s and
has no start, STOP, or parity bit. Break character length depends on the
M bit in SCC1. As long as SBK is at ’1’, transmitter logic continuously
loads break characters into the transmit shift register. After software
clears the SBK bit, the shift register finishes transmitting the last break
character and then transmits at least one ’1’. The automatic ’1’ at the end
of a break character guarantees the recognition of the start bit of the next
character.
The SCI recognizes a break character when a start bit is followed by
8 or 9 ’0’ data bits and a ’0’ where the STOP bit should be. Receiving
a break character has the following effects on SCI registers:
•
Sets the framing error bit (FE) in SCS1
•
Sets the SCI receiver full bit (SCRF) in SCS1
•
Clears the SCI data register (SCDR)
•
Clears the R8 bit in SCC3
•
Sets the break flag bit (BKF) in SCS2
•
May set the overrun (OR), noise flag (NF), parity error (PE), or
reception in progress flag (RPF) bits
MC68HC08AZ32
176
8-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
Functional description
Idle characters
An idle character contains all ’1’s and has no start, stop, or parity bit.
Idle character length depends on the M bit in SCC1. The preamble is
a synchronizing idle character that begins every transmission.
If the TE bit is cleared during a transmission, the PTE2/TxD pin
becomes idle after completion of the transmission in progress.
Clearing and then setting the TE bit during a transmission queues an
idle character to be sent after the character currently being
transmitted.
NOTE:
When queueing an idle character, return the TE bit to ’1’ before the stop
bit of the current character shifts out to the PTE0/TxD pin. Setting TE
after the stop bit appears on PTE0/TxD causes data previously written
to the SCDR to be lost.
A good time to toggle the TE bit is when the SCTE bit becomes set and
just before writing the next byte to the SCDR.
Inversion of transmitted output
The transmit inversion bit (TXINV) in SCI control register 1 (SCC1)
reverses the polarity of transmitted data. All transmitted values,
including idle, break, start, and stop bits, are inverted when TXINV is
at ’1’. See SCI control register 1 (SCC1) on page 190.
Transmitter interrupts
The following conditions can generate CPU interrupt requests from
the SCI transmitter:
•
SCI transmitter empty (SCTE) — The SCTE bit in SCS1 indicates
that the SCDR has transferred a character to the transmit shift
register. SCTE can generate a transmitter CPU interrupt request
or a transmitter DMA service request. Setting the SCI transmit
interrupt enable bit, SCTIE, in SCC2 enables the SCTE bit to
generate transmitter CPU interrupt requests. Setting both the
SCTIE bit and the DMA transfer enable bit, DMATE, in SCC3
enables the SCTE bit to generate transmitter DMA service
requests.
MC68HC08AZ32
9-sci
MOTOROLA
Serial Communications Interface Module (SCI)
177
Serial Communications Interface Module (SCI)
•
Receiver
Transmission complete (TC) — The TC bit in SCS1 indicates that
the transmit shift register and the SCDR are empty and that no
break or idle character has been generated. The transmission
complete interrupt enable bit, TCIE, in SCC2 enables the TC bit to
generate transmitter CPU interrupt requests.
Figure 3 shows the structure of the SCI receiver.
Character length
The receiver can accommodate either 8-bit or 9-bit data. The state of
the M bit in SCI control register 1 (SCC1) determines character
length. When receiving 9-bit data, bit R8 in SCI control register 2
(SCC2) is the ninth bit (bit 8). When receiving 8-bit data, bit R8 is a
copy of the eighth bit (bit 7).
Character reception
During an SCI reception, the receive shift register shifts characters in
from the PTE1/RxD pin. The SCI data register (SCDR) is the
read-only buffer between the internal data bus and the receive shift
register.
After a complete character shifts into the receive shift register, the
data portion of the character transfers to the SCDR. The SCI receiver
full bit, SCRF, in SCI status register 1 (SCS1) becomes set, indicating
that the received byte can be read. If the SCI receive interrupt enable
bit, SCRIE, in SCC2 is also set, the SCRF bit generates a receiver
CPU interrupt request or a receiver DMA service request.
The SCRF bit generates a receiver DMA service request if the DMA
receive enable bit, DMARE, in SCI control register 3 (SCC3) is set.
Setting the DMARE bit enables the SCRF bit to generate receiver
DMA service requests and disables receiver CPU interrupt requests.
Data sampling
The receiver samples the PTE1/RxD pin at the RT clock rate. The RT
clock is an internal signal with a frequency 16 times the baud rate. To
adjust for baud rate mismatch, the RT clock is resynchronized at the
following times (see Figure 4):
MC68HC08AZ32
178
10-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
Functional description
INTERNAL BUS
SCR1
SCP0
SCR0
PREBAUD
SCALER DIVIDER
DATA
RECOVERY
ERROR CPU INTERRUPT REQUEST
DMA SERVICE REQUEST
CPU INTERRUPT REQUEST
PTE1/RxD
BKF
STOP
CGMXCLK
÷ 16
ALL ZEROS
RPF
H
ALL ONES
÷4
SCI DATA REGISTER
11-BIT
RECEIVE SHIFT REGISTER
8
7
6
5
4
M
WAKE
ILTY
PEN
PTY
3
SCRF
WAKE-UP
LOGIC
1
0
L
RWU
IDLE
R8
PARITY
CHECKING
IDLE
ILIE
DMARE
ILIE
SCRF
SCRIE
DMARE
SCRF
SCRIE
DMARE
2
START
SCR2
MSB
SCP1
SCRIE
DMARE
OR
ORIE
NF
NEIE
FE
FEIE
PE
PEIE
OR
ORIE
NF
NEIE
FE
FEIE
PE
PEIE
Figure 3. SCI receiver block diagram
MC68HC08AZ32
11-sci
MOTOROLA
Serial Communications Interface Module (SCI)
179
Serial Communications Interface Module (SCI)
Table 3. SCI receiver I/O register summary
Register name
Bit 7
5
4
3
2
1
Bit 0
Addr.
SCIcontrolregister1(SCC1) LOOPS ENSCI
TXINV
M
WAKE
ILTY
PEN
PTY
$0013
SCIcontrolregister2(SCC2) SCTIE
SCRIE
ILIE
TE
RE
RWU
SBK
$0014
ORIE
NEIE
FEIE
PEIE $0015
OR
NF
FE
PE
$0016
BKF
RPF
$0017
SCIcontrolregister3(SCC3)
6
TCIE
R8
T8
SCIstatusregister1(SCS1) SCTE
DMARE DMATE
TC
SCRF
IDLE
SCIstatusregister2(SCS2)
SCIdataregister(SCDR)
$0018
SCIbaudrateregister(SCBR)
SCP1
SCP0
SCR2
SCR1
SCR0 $0019
=Unimplemented
•
After every start bit
•
After the receiver detects a data bit change from ’1’ to ’0’ (after the
majority of data bit samples at RT8, RT9, and RT10 returns a valid
’1’ and the majority of the next RT8, RT9, and RT10 samples
returns a valid ’0’).
START BIT
LSB
PTE1/RxD
START BIT
QUALIFICATION
SAMPLES
START BIT
DATA
VERIFICATION SAMPLING
RT4
RT3
RT2
RT16
RT1
RT15
RT14
RT13
RT12
RT11
RT10
RT9
RT8
RT7
RT6
RT5
RT4
RT3
RT2
RT1
RT1
RT1
RT1
RT1
RT1
RT1
RT1
RT CLOCK
STATE
RT1
RT
CLOCK
RT CLOCK
RESET
Figure 4. Receiver data sampling
MC68HC08AZ32
180
12-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
Functional description
To locate the start bit, data recovery logic does an asynchronous
search for a ’0’ preceded by three ’1’s. When the falling edge of a
possible start bit occurs, the RT clock begins to count to 16.
To verify the start bit and to detect noise, data recovery logic takes
samples at RT3, RT5, and RT7. Table 4 summarizes the results of
the start bit verification samples.
Table 4. Start bit verification
RT3, RT5, and RT7 samples
Start bit verification
Noise flag
000
Yes
0
001
Yes
1
010
Yes
1
011
No
0
100
Yes
1
101
No
0
110
No
0
111
No
0
If start bit verification is not successful, the RT clock is reset and a
new search for a start bit begins.
To determine the value of a data bit and to detect noise, recovery logic
takes samples at RT8, RT9, and RT10. Table 5 summarizes the
results of the data bit samples.
MC68HC08AZ32
13-sci
MOTOROLA
Serial Communications Interface Module (SCI)
181
Serial Communications Interface Module (SCI)
Table 5. Data bit recovery
NOTE:
RT8, RT9, and RT10 Samples
Data bit determination
Noise flag
000
0
0
001
0
1
010
0
1
011
1
1
100
0
1
101
1
1
110
1
1
111
1
0
The RT8, RT9, and RT10 samples do not affect start bit verification. If
any or all of the RT8, RT9, and RT10 start bit samples are ’1’s following
a successful start bit verification, the noise flag (NF) is set and the
receiver assumes that the bit is a start bit.
To verify a stop bit and to detect noise, recovery logic takes samples
at RT8, RT9, and RT10. Table 6 summarizes the results of the stop
bit samples.
Table 6. Stop bit recovery
RT8, RT9, and RT10 samples
Framing error flag
noise flag
000
1
0
001
1
1
010
1
1
011
0
1
100
1
1
101
0
1
110
0
1
111
0
0
MC68HC08AZ32
182
14-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
Functional description
Framing errors
If the data recovery logic does not detect a ’1’ where the stop bit
should be in an incoming character, it sets the framing error bit, FE,
in SCS1. The FE flag is set at the same time that the SCRF bit is set.
A break character that has no stop bit also sets the FE bit.
Receiver wake-up
So that the MCU can ignore transmissions intended only for other
receivers in multiple-receiver systems, the receiver can be put into a
standby state. Setting the receiver wake-up bit, RWU, in SCC2 puts
the receiver into a standby state during which receiver interrupts are
disabled.
Depending on the state of the WAKE bit in SCC1, either of two
conditions on the PTE1/RxD pin can bring the receiver out of the
standby state:
NOTE:
•
Address mark — An address mark is a ’1’ in the most significant
bit position of a received character. When the WAKE bit is set, an
address mark wakes the receiver from the standby state by
clearing the RWU bit. The address mark also sets the SCI receiver
full bit, SCRF. Software can then compare the character
containing the address mark to the user-defined address of the
receiver. If they are the same, the receiver remains awake and
processes the characters that follow. If they are not the same,
software can set the RWU bit and put the receiver back into the
standby state.
•
Idle input line condition — When the WAKE bit is clear, an idle
character on the PTE1/RxD pin wakes the receiver from the
standby state by clearing the RWU bit. The idle character that
wakes the receiver does not set the receiver idle bit, IDLE, or the
SCI receiver full bit, SCRF. The idle line type bit, ILTY, determines
whether the receiver begins counting ’1’s as idle character bits
after the start bit or after the stop bit.
Clearing the WAKE bit after the PTE1/RxD pin has been idle may cause
the receiver to wake up immediately.
MC68HC08AZ32
15-sci
MOTOROLA
Serial Communications Interface Module (SCI)
183
Serial Communications Interface Module (SCI)
Receiver interrupts
The following sources can generate CPU interrupt requests from the
SCI receiver:
NOTE:
•
SCI receiver full (SCRF) — The SCRF bit in SCS1 indicates that
the receive shift register has transferred a character to the SCDR.
SCRF can generate a receiver CPU interrupt request or a receiver
DMA service request. Setting the SCI receive interrupt enable bit,
SCRIE, in SCC2 enables the SCRF bit to generate receiver CPU
interrupts. Setting both the SCRIE bit and the DMA receive enable
bit, DMARE, in SCC3 enables receiver DMA service requests and
disables receiver CPU interrupt requests.
•
Idle input (IDLE) — The IDLE bit in SCS1 indicates that 10 or 11
consecutive ’1’s shifted in from the PTE1/RxD pin. The idle line
interrupt enable bit, ILIE, in SCC2 enables the IDLE bit to generate
CPU interrupt requests.
When receiver DMA service requests are enabled (DMARE = 1), then
receiver CPU interrupt requests are disabled, and the state of the ILIE
bit has no effect.
Error interrupts
The following receiver error flags in SCS1 can generate CPU interrupt
requests:
•
Receiver overrun (OR) — The OR bit indicates that the receive
shift register shifted in a new character before the previous
character was read from the SCDR. The previous character
remains in the SCDR, and the new character is lost. The overrun
interrupt enable bit, ORIE, in SCC3 enables OR to generate SCI
error CPU interrupt requests.
•
Noise flag (NF) — The NF bit is set when the SCI detects noise on
incoming data or break characters, including start, data, and stop
bits. The noise error interrupt enable bit, NEIE, in SCC3 enables
NF to generate SCI error CPU interrupt requests.
MC68HC08AZ32
184
16-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
Functional description
•
Framing error (FE) — The FE bit in SCS1 is set when a ’0’ occurs
where the receiver expects a stop bit. The framing error interrupt
enable bit, FEIE, in SCC3 enables FE to generate SCI error CPU
interrupt requests.
•
Parity error (PE) — The PE bit in SCS1 is set when the SCI
detects a parity error in incoming data. The parity error interrupt
enable bit, PEIE, in SCC3 enables PE to generate SCI error CPU
interrupt requests.
Error flags during DMA service requests
When the DMA is servicing the SCI receiver, it clears the SCRF bit
when it reads the SCI data register. The DMA does not clear the other
status bits (BKF or RPF), nor does it clear error bits (OR, NF, FE, and
PE). If the error bits are enabled to generate interrupt requests, the
interrupt requests may accumulate during DMA servicing. To clear
error bits while the DMA is servicing the receiver, enable SCI error
CPU interrupts and clear the bits in an interrupt routine. Note the
following latency considerations:
1. If interrupt latency is short enough for an error bit to be
serviced before the next SCRF, then it can be determined
which byte caused the error. If interrupt latency is long
enough for a new SCRF to occur before servicing an error
bit, then:
a. It cannot be determined whether the error bit being
serviced is due to the byte in the SCI data register or to
a previous byte. Multiple errors can accumulate that
correspond to different bytes. In a message-based
system, you may have to repeat the entire message
b. When the DMA is enabled to service the SCI receiver,
merely reading the SCI data register clears the SCRF
bit. The second step in clearing an error bit, reading the
SCI data register, could inadvertently clear a new,
unserviced SCRF that occurred during the
error-servicing routine. Then the DMA would ignore the
byte that set the new SCRF, and the new byte would be
lost.
To prevent clearing of an unserviced SCRF bit, clear the
SCRIE bit at the beginning of the error-servicing
interrupt routine and set it at the end. Clearing SCRIE
disables DMA service so that both a read of SCS1 and
MC68HC08AZ32
17-sci
MOTOROLA
Serial Communications Interface Module (SCI)
185
Serial Communications Interface Module (SCI)
a read of SCDR are required to clear the SCRF bit.
Setting SCRIE enables DMA service so that the DMA
can recognize a service request that occurred during
the error-servicing interrupt routine.
c. In the CPU interrupt routine to service error bits, do not
use BRSET or BRCLR instructions. BRSET and
BRCLR read the SCS1 register, which is the first step in
clearing the register. Then the DMA could read the SCI
data register, the second step in clearing it, thereby
clearing all error bits. The next read of the data register
would miss any error bits that were set.
2. DMA latency should be short enough so that an SCRF is
serviced before the next SCRF occurs. If DMA latency is
long enough for a new SCRF to occur before servicing an
error bit, then:
a. Overruns occur. Set the ORIE bit to enable SCI error
CPU interrupt requests and service the overrun in an
interrupt routine. In a message-based system, disable
the DMA in the interrupt routine and manually recover.
Otherwise, the byte that was lost in the overrun could
prevent the DMA from reaching its byte count. If the
DMA reaches it byte count in the following message,
two messages may be corrupted.
b. If the CPU does not service an overrun interrupt
request, the DMA can eventually clear the SCRF bit by
reading the SCI data register. The OR bit remains set.
Each time a new byte sets the SCRF bit, new data
transfers from the shift register to the SCI data register
(provided that another overrun does not occur), even
though the OR bit is set. The DMA removed the overrun
condition by reading the data register, but the OR bit
has not been cleared.
MC68HC08AZ32
186
18-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
Low-power modes
Low-power modes
The WAIT and STOP instructions put the MCU in
low-power-consumption standby modes.
Wait mode
The SCI module remains active after the execution of a WAIT
instruction. In wait mode the SCI module registers are not accessible by
the CPU. Any enabled CPU interrupt request from the SCI module can
bring the MCU out of wait mode.
If SCI module functions are not required during wait mode, reduce power
consumption by disabling the module before executing the WAIT
instruction.
The DMA can service the SCI without exiting wait mode.
STOP mode
The SCI module is inactive after the execution of a STOP instruction.
The STOP instruction does not affect SCI register states. SCI module
operation resumes after an external interrupt.
Because the internal clock is inactive during stop mode, entering stop
mode during an SCI transmission or reception results in invalid data.
MC68HC08AZ32
19-sci
MOTOROLA
Serial Communications Interface Module (SCI)
187
Serial Communications Interface Module (SCI)
SCI during break module interrupts
The system integration module (SIM) controls whether status bits in other
modules can be cleared during interrupts generated by the break
module. The BCFE bit in the SIM break flag control register (SBFCR)
enables software to clear status bits during the break state. See SIM
break flag control register (SBFCR) on page 93.
To allow software to clear status bits during a break interrupt, write a ’1’
to the BCFE bit. If a status bit is cleared during the break state, it remains
cleared when the MCU exits the break state.
To protect status bits during the break state, write a ’0’ to the BCFE bit.
With BCFE at 0 0 0 (its default state), software can read and write I/O
registers during the break state without affecting status bits. Some status
bits have a two-step read/write clearing procedure. If software does the
first step on such a bit before the break, the bit cannot change during the
break state as long as BCFE is at ’0’. After the break, doing the second
step clears the status bit.
MC68HC08AZ32
188
20-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
I/O signals
I/O signals
Port E shares two of its pins with the SCI module. The two SCI I/O pins
are:
•
PTE0/TxD — Transmit data
•
PTE1/RxD — Receive data
PTE0/TxD (transmit
data)
The PTE0/TxD pin is the serial data output from the SCI transmitter. The
SCI shares the PTE0/TxD pin with port E. When the SCI is enabled, the
PTE0/TxD pin is an output regardless of the state of the DDRE0 bit in
data direction register E (DDRE).
PTE1/RxD (receive
data)
The PTE1/RxD pin is the serial data input to the SCI receiver. The SCI
shares the PTE1/RxD pin with port E. When the SCI is enabled, the
PTE1/RxD pin is an input regardless of the state of the DDRE1 bit in data
direction register E (DDRE).
MC68HC08AZ32
21-sci
MOTOROLA
Serial Communications Interface Module (SCI)
189
Serial Communications Interface Module (SCI)
I/O registers
The following I/O registers control and monitor SCI operation:
•
•
•
•
•
•
•
SCI control register
1 (SCC1)
SCC1
$0013
SCI control register 1 (SCC1)
SCI control register 2 (SCC2)
SCI control register 3 (SCC3)
SCI status register 1 (SCS1)
SCI status register 2 (SCS2)
SCI data register (SCDR)
SCI baud rate register (SCBR)
SCI control register 1 does the following:
•
Enables loop mode operation
•
•
•
•
•
•
•
Enables the SCI
Controls output polarity
Controls character length
Controls SCI wake-up method
Controls idle character detection
Enables parity function
Controls parity type
Bit 7
6
5
4
3
2
1
Bit 0
LOOPS
ENSCI
TXINV
M
WAKE
ILTY
PEN
PTY
0
0
0
0
0
0
0
0
Read:
Write:
Reset:
Figure 5. SCI control register 1 (SCC1)
MC68HC08AZ32
190
22-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
I/O registers
LOOPS — Loop mode select bit
This read/write bit enables loop mode operation. In loop mode the
PTE1/RxD pin is disconnected from the SCI, and the transmitter
output goes into the receiver input. Both the transmitter and the
receiver must be enabled to use loop mode. Reset clears the LOOPS
bit.
1 = Loop mode enabled
0 = Normal operation enabled
ENSCI — Enable SCI bit
This read/write bit enables the SCI and the SCI baud rate generator.
Clearing ENSCI sets the SCTE and TC bits in SCI status register 1
and disables transmitter interrupts. Reset clears the ENSCI bit.
1 = SCI enabled
0 = SCI disabled
TXINV — Transmit inversion bit
This read/write bit reverses the polarity of transmitted data. Reset
clears the TXINV bit.
1 = Transmitter output inverted
0 = Transmitter output not inverted
NOTE:
Setting the TXINV bit inverts all transmitted values, including idle, break,
start, and stop bits.
M — Mode (character length) bit
This read/write bit determines whether SCI characters are 8 or 9 bits
long (see Table 7). The ninth bit can serve as an extra stop bit, as a
receiver wake-up signal, or as a parity bit. Reset clears the M bit.
1 = 9-bit SCI characters
0 = 8-bit SCI characters
MC68HC08AZ32
23-sci
MOTOROLA
Serial Communications Interface Module (SCI)
191
Serial Communications Interface Module (SCI)
WAKE — wake-up condition bit
This read/write bit determines which condition wakes up the SCI: a ’1’
(address mark) in the most significant bit position of a received
character or an idle condition on the PTE1/RxD pin. Reset clears the
WAKE bit.
1 = Address mark wake-up
0 = Idle line wake-up
ILTY — Idle line type bit
This read/write bit determines when the SCI starts counting ’1’s as
idle character bits. The counting begins either after the start bit or after
the stop bit. If the count begins after the start bit, then a string of ’1’s
preceding the stop bit may cause false recognition of an idle
character. Beginning the count after the stop bit avoids false idle
character recognition, but requires properly synchronized
transmissions. Reset clears the ILTY bit.
1 = Idle character bit count begins after stop bit
0 = Idle character bit count begins after start bit
PEN — Parity enable bit
This read/write bit enables the SCI parity function (see Table 7).
When enabled, the parity function inserts a parity bit in the most
significant bit position (seeFigure 6). Reset clears the PEN bit.
1 = Parity function enabled
0 = Parity function disabled
PTY — Parity bit
This read/write bit determines whether the SCI generates and checks
for odd parity or even parity (see Table 7). Reset clears the PTY bit.
1 = Odd parity
0 = Even parity
NOTE:
Changing the PTY bit in the middle of a transmission or reception can
generate a parity error.
MC68HC08AZ32
192
24-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
I/O registers
Table 7. Character format selection
Control Bits
Character Format
M
PEN:PTY
Start bits
Data bits
Parity
STOP bits
Character length
0
0X
1
8
None
1
10 bits
1
0X
1
9
None
1
11 bits
0
10
1
7
Even
1
10 bits
0
11
1
7
Odd
1
10 bits
1
10
1
8
Even
1
11 bits
1
11
1
8
Odd
1
11 bits
SCI Control
Register 2 (SCC2)
SCI control register 2 does the following:
•
Enables the following CPU interrupt requests and DMA service
requests:
– Enables the SCTE bit to generate transmitter CPU interrupt
requests or transmitter DMA service requests
– Enables the TC bit to generate transmitter CPU interrupt
requests
– Enables the SCRF bit to generate receiver CPU interrupt
requests or receiver DMA service requests
– Enables the IDLE bit to generate receiver CPU interrupt
requests
•
Enables the transmitter
•
Enables the receiver
•
Enables SCI wake-up
•
Transmits SCI break characters
MC68HC08AZ32
25-sci
MOTOROLA
Serial Communications Interface Module (SCI)
193
Serial Communications Interface Module (SCI)
SCC2
$0014
Bit 7
6
5
4
3
2
1
Bit 0
SCTIE
TCIE
SCRIE
ILIE
TE
RE
RWU
SBK
0
0
0
0
0
0
0
0
Read:
Write:
Reset:
Figure 6. SCI control register 2 (SCC2)
SCTIE — SCI transmit interrupt enable bit
This read/write bit enables the SCTE bit to generate SCI transmitter
CPU interrupt requests or DMA service requests. Setting the SCTIE
bit and clearing the DMA transfer enable bit, DMATE, in SCC3
enables the SCTE bit to generate CPU interrupt requests. Setting
both the SCTIE and DMATE bits enables the SCTE bit to generate
DMA service requests. Reset clears the SCTIE bit.
1 = SCTE enabled to generate CPU interrupt or DMA service
requests
0 = SCTE not enabled to generate CPU interrupt or DMA service
requests
TCIE — Transmission complete interrupt enable bit
This read/write bit enables the TC bit to generate SCI transmitter CPU
interrupt requests. Reset clears the TCIE bit.
1 = TC enabled to generate CPU interrupt requests
0 = TC not enabled to generate CPU interrupt requests
SCRIE — SCI receive interrupt enable bit
This read/write bit enables the SCRF bit to generate SCI receiver
CPU interrupt requests or SCI receiver DMA service requests. Setting
the SCRIE bit and clearing the DMA receive enable bit, DMARE, in
SCC3 enables the SCRF bit to generate CPU interrupt requests.
Setting both SCRIE and DMARE enables SCRF to generate DMA
service requests. Reset clears the SCRIE bit.
1 = SCRF enabled to generate CPU interrupt or DMA service
requests
0 = SCRF not enabled to generate CPU interrupt or DMA service
requests
MC68HC08AZ32
194
26-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
I/O registers
ILIE — Idle line interrupt enable bit
This read/write bit enables the IDLE bit to generate SCI receiver CPU
interrupt requests. Reset clears the ILIE bit.
1 = IDLE enabled to generate CPU interrupt requests
0 = IDLE not enabled to generate CPU interrupt requests
NOTE:
When SCI receiver DMA service requests are enabled (DMARE = 1),
then SCI receiver CPU interrupt requests are disabled, and the state of
the ILIE bit has no effect.
TE — Transmitter enable bit
Setting this read/write bit begins the transmission by sending a
preamble of 10 or 11 ’1’s from the transmit shift register to the
PTE2/TxD pin. If software clears the TE bit, the transmitter completes
any transmission in progress before the PTE0/TxD returns to the idle
condition (’1’). Clearing and then setting TE during a transmission
queues an idle character to be sent after the character currently being
transmitted. Reset clears the TE bit.
1 = Transmitter enabled
0 = Transmitter disabled
NOTE:
Writing to the TE bit is not allowed when the enable SCI bit (ENSCI) is
clear. ENSCI is in SCI control register 1.
RE — Receiver enable bit
Setting this read/write bit enables the receiver. Clearing the RE bit
disables the receiver but does not affect receiver interrupt flag bits.
Reset clears the RE bit.
1 = Receiver enabled
0 = Receiver disabled
NOTE:
Writing to the RE bit is not allowed when the enable SCI bit (ENSCI) is
clear. ENSCI is in SCI control register 1.
MC68HC08AZ32
27-sci
MOTOROLA
Serial Communications Interface Module (SCI)
195
Serial Communications Interface Module (SCI)
RWU — Receiver wake-up bit
This read/write bit puts the receiver in a standby state during which
receiver interrupts are disabled. The WAKE bit in SCC1 determines
whether an idle input or an address mark brings the receiver out of the
standby state and clears the RWU bit. Reset clears the RWU bit.
1 = Standby state
0 = Normal operation
SBK — Send break bit
Setting and then clearing this read/write bit transmits a break
character followed by a ’1’. The ’1’ after the break character
guarantees recognition of a valid start bit. If SBK remains set, the
transmitter continuously transmits break characters with no ’1’s
between them. Reset clears the SBK bit.
1 = Transmit break characters
0 = No break characters being transmitted
NOTE:
SCI control register
3 (SCC3)
Do not toggle the SBK bit immediately after setting the SCTE bit.
Toggling SBK too early causes the SCI to send a break character
instead of a preamble.
SCI control register 3 does the following:
•
Stores the ninth SCI data bit received and the ninth SCI data bit to
be transmitted
•
Enables SCI receiver full (SCRF) DMA service requests
•
Enables SCI transmitter empty (SCTE) DMA service requests
•
Enables the following interrupts:
– Receiver overrun interrupts
– Noise error interrupts
– Framing error interrupts
– Parity error interrupts
MC68HC08AZ32
196
28-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
I/O registers
Bit 7
SCC3
$0015
Read:
6
5
4
3
2
1
Bit 0
T8
DMARE
DMATE
ORIE
NEIE
FEIE
PEIE
U
0
0
0
0
0
0
R8
Write:
Reset:
U
= Unimplemented
U = Unaffected
Figure 7. SCI control register 3 (SCC3)
R8 — Received bit 8
When the SCI is receiving 9-bit characters, R8 is the read-only ninth
bit (bit 8) of the received character. R8 is received at the same time
that the SCDR receives the other 8 bits.
When the SCI is receiving 8-bit characters, R8 is a copy of the eighth
bit (bit 7). Reset has no effect on the R8 bit.
T8 — Transmitted bit 8
When the SCI is transmitting 9-bit characters, T8 is the read/write
ninth bit (bit 8) of the transmitted character. T8 is loaded into the
transmit shift register at the same time that the SCDR is loaded into
the transmit shift register. Reset has no effect on the T8 bit.
DMARE — DMA receive enable bit
This read/write bit enables the DMA to service SCI receiver DMA
service requests generated by the SCRF bit. (see SCI status register
1 (SCS1) on page 199). Setting the DMARE bit disables SCI receiver
CPU interrupt requests. Reset clears the DMARE bit.
1 = DMA enabled to service SCI receiver DMA service requests
generated by the SCRF bit
(SCI receiver CPU interrupt requests disabled)
0 = DMA not enabled to service SCI receiver DMA service requests
generated by the SCRF bit
(SCI receiver CPU interrupt requests enabled)
MC68HC08AZ32
29-sci
MOTOROLA
Serial Communications Interface Module (SCI)
197
Serial Communications Interface Module (SCI)
DMATE — DMA transfer enable bit
This read/write bit enables SCI transmitter empty (SCTE) DMA
service requests. See SCI status register 1 (SCS1) on page 199.
Setting the DMATE bit disables SCTE CPU interrupt requests. Reset
clears DMATE.
1 = SCTE DMA service requests enabled (SCTE CPU interrupt
requests disabled)
0 = SCTE DMA service requests disabled (SCTE CPU interrupt
requests enabled)
ORIE — Receiver overrun interrupt enable bit
This read/write bit enables SCI error CPU interrupt requests
generated by the receiver overrun bit, OR.
1 = SCI error CPU interrupt requests from OR bit enabled
0 = SCI error CPU interrupt requests from OR bit disabled
NEIE — Receiver noise error interrupt enable bit
This read/write bit enables SCI error CPU interrupt requests
generated by the noise error bit, NE. Reset clears NEIE.
1 = SCI error CPU interrupt requests from NE bit enabled.
0 = SCI error CPU interrupt requests from NE bit disabled
FEIE — Receiver framing error interrupt enable bit
This read/write bit enables SCI error CPU interrupt requests
generated by the framing error bit, FE. Reset clears FEIE.
1 = SCI error CPU interrupt requests from FE bit enabled
0 = SCI error CPU interrupt requests from FE bit disabled
PEIE — Receiver parity error interrupt enable bit
This read/write bit enables SCI receiver CPU interrupt requests
generated by the parity error bit, PE. (see SCI status register 1
(SCS1) on page 199). Reset clears PEIE.
1 = SCI error CPU interrupt requests from PE bit enabled
0 = SCI error CPU interrupt requests from PE bit disabled
MC68HC08AZ32
198
30-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
I/O registers
SCI status register
1 (SCS1)
SCS1
$0016
SCI status register 1 contains flags to signal the following conditions:
•
Transfer of SCDR data to transmit shift register complete
•
Transmission complete
•
Transfer of receive shift register data to SCDR complete
•
Receiver input idle
•
Receiver overrun
•
Noisy data
•
Framing error
•
Parity error
Read:
Bit 7
6
5
4
3
2
1
Bit 0
SCTE
TC
SCRF
IDLE
OR
NF
FE
PE
1
1
0
0
0
0
0
0
Write:
Reset:
= Unimplemented
Figure 8. SCI status register 1 (SCS1)
SCTE — SCI transmitter empty bit
This clearable, read-only bit is set when the SCDR transfers a
character to the transmit shift register. SCTE can generate an SCI
transmitter CPU interrupt request or an SCI transmitter DMA service
request. When the SCTIE bit in SCC2 is set and the DMATE bit in
SCC3 is clear, SCTE generates an SCI transmitter CPU interrupt
request. With both the SCTIE and DMATE bits set, SCTE generates
an SCI transmitter DMA service request. In normal operation, clear
the SCTE bit by reading SCS1 with SCTE set and then writing to
SCDR. In DMA transfers, the DMA automatically clears the SCTE bit
when it writes to the SCDR. Reset sets the SCTE bit.
1 = SCDR data transferred to transmit shift register
0 = SCDR data not transferred to transmit shift register
NOTE:
Setting the TE bit for the first time also sets the SCTE bit. When enabling
SCI transmitter DMA service requests, set the TE bit after setting the
MC68HC08AZ32
31-sci
MOTOROLA
Serial Communications Interface Module (SCI)
199
Serial Communications Interface Module (SCI)
DMATE bit. Otherwise setting the TE and SCTIE bits generates an SCI
transmitter CPU interrupt request instead of a DMA service request.
TC — Transmission complete bit
This read-only bit is set when the SCTE bit is set, and no data,
preamble, or break character is being transmitted. TC generates an
SCI transmitter CPU interrupt request if the TCIE bit in SCC2 is also
set. When the DMA services an SCI transmitter DMA service request,
the DMA clears the TC bit by writing to the SCDR. TC is automatically
cleared when data, preamble or break is queued and ready to be sent.
There may be up to 1.5 transmitter clocks of latency between
queueing data, preamble, and break and the transmission actually
starting. Reset sets the TC bit.
1 = No transmission in progress
0 = Transmission in progress
SCRF — SCI receiver full bit
This clearable, read-only bit is set when the data in the receive shift
register transfers to the SCI data register. SCRF can generate an SCI
receiver CPU interrupt request or an SCI receiver DMA service
request. When the SCRIE bit in SCC2 is set and the DMARE bit in
SCC3 is clear, SCRF generates a CPU interrupt request. With both
the SCRIE and DMARE bits set, SCRF generates a DMA service
request. In normal operation, clear the SCRF bit by reading SCS1
with SCRF set and then reading the SCDR. In DMA transfers, the
DMA clears the SCRF bit when it reads the SCDR. Reset clears
SCRF.
1 = Received data available in SCDR
0 = Data not available in SCDR
IDLE — Receiver idle bit
This clearable, read-only bit is set when 10 or 11 consecutive ’1’s
appear on the receiver input. IDLE generates an SCI receive CPU
interrupt request if the ILIE bit in SCC2 is also set and the DMARE bit
in SCC3 is clear. Clear the IDLE bit by reading SCS1 with IDLE set
and then reading the SCDR. After the receiver is enabled, it must
receive a valid character that sets the SCRF bit before an idle
MC68HC08AZ32
200
32-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
I/O registers
condition can set the IDLE bit. Also, after the IDLE bit has been
cleared, a valid character must again set the SCRF bit before an idle
condition can set the IDLE bit. Reset clears the IDLE bit.
1 = Receiver input idle
0 = Receiver input active (or idle since the IDLE bit was cleared)
OR — Receiver overrun bit
This clearable, read-only bit is set when software fails to read the
SCDR before the receive shift register receives the next character.
The OR bit generates an SCI error CPU interrupt request if the ORIE
bit in SCC3 is also set. The data in the shift register is lost, but the data
already in the SCDR is not affected. Clear the OR bit by reading SCS1
with OR set and then reading the SCDR. Reset clears the OR bit.
1 = Receive shift register full and SCRF = 1
0 = No receiver overrun
Software latency may allow an overrun to occur between reads of
SCS1 and SCDR in the flag-clearing sequence. Figure 9 shows the
normal flag-clearing sequence and an example of an overrun caused
by a delayed flag-clearing sequence. The delayed read of SCDR
does not clear the OR bit because OR was not set when SCS1 was
read. Byte 2 caused the overrun and is lost. The next flag-clearing
sequence reads byte 3 in the SCDR instead of byte 2.
In applications that are subject to software latency or in which it is
important to know which byte is lost due to an overrun, the
flag-clearing routine can check the OR bit in a second read of SCS1
after reading the data register.
MC68HC08AZ32
33-sci
MOTOROLA
Serial Communications Interface Module (SCI)
201
Serial Communications Interface Module (SCI)
BYTE 1
BYTE 2
READ SCS1
SCRF = 1
OR = 0
BYTE 3
READ SCS1
SCRF = 1
OR = 0
SCRF = 0
BYTE 4
READ SCS1
SCRF = 1
OR = 0
READ SCDR
(BYTE 2)
READ SCDR
(BYTE 1)
SCRF = 1
SCRF = 0
SCRF = 1
SCRF = 0
SCRF = 1
NORMALFLAGCLEARINGSEQUENCE
READ SCDR
(BYTE 3)
BYTE 1
BYTE 2
BYTE 3
SCRF = 0
OR = 0
SCRF = 1
OR = 1
SCRF = 0
OR = 1
SCRF = 1
OR = 1
SCRF = 1
DELAYEDFLAGCLEARINGSEQUENCE
BYTE 4
READ SCS1
SCRF = 1
OR = 0
READ SCS1
SCRF = 1
OR = 1
READ SCDR
(BYTE 1)
READ SCDR
(BYTE 3)
Figure 9. Flag clearing sequence
MC68HC08AZ32
202
34-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
I/O registers
NF — Receiver noise flag bit
This clearable, read-only bit is set when the SCI detects noise on the
PTE1/RxD pin. NF generates an NF CPU interrupt request if the NEIE
bit in SCC3 is also set. Clear the NF bit by reading SCS1 and then
reading the SCDR. Reset clears the NF bit.
1 = Noise detected
0 = No noise detected
FE — Receiver framing error bit
This clearable, read-only bit is set when a logic is accepted as the
STOP bit. FE generates an SCI error CPU interrupt request if the
FEIE bit in SCC3 also is set. Clear the FE bit by reading SCS1 with
FE set and then reading the SCDR. Reset clears the FE bit.
1 = Framing error detected
0 = No framing error detected
PE — Receiver parity error bit
This clearable, read-only bit is set when the SCI detects a parity error
in incoming data. PE generates a PE CPU interrupt request if the
PEIE bit in SCC3 is also set. Clear the PE bit by reading SCS1 with
PE set and then reading the SCDR. Reset clears the PE bit.
1 = Parity error detected
0 = No parity error detected
SCI status register
2 (SCS2)
SCI status register 2 contains flags to signal the following conditions:
•
Break character detected
•
Incoming data
Bit 7
SCS2
$0017
6
5
4
3
2
Read:
1
Bit 0
BKF
RPF
0
0
Write:
Reset:
0
0
0
0
0
0
= Unimplemented
Figure 10. SCI status register 2 (SCS2)
MC68HC08AZ32
35-sci
MOTOROLA
Serial Communications Interface Module (SCI)
203
Serial Communications Interface Module (SCI)
BKF — Break flag bit
This clearable, read-only bit is set when the SCI detects a break
character on the PTE1/RxD pin. In SCS1, the FE and SCRF bits are
also set. In 9-bit character transmissions, the R8 bit in SCC3 is
cleared. BKF does not generate a CPU interrupt request or a DMA
service request. Clear BKF by reading SCS2 with BKF set and then
reading the SCDR. Once cleared, BKF can become set again only
after ’1’s again appear on the PTE1/RxD pin followed by another
break character. Reset clears the BKF bit.
1 = Break character detected
0 = No break character detected
RPF —Reception in progress flag bit
This read-only bit is set when the receiver detects a ’0’ during the RT1
time period of the start bit search. RPF does not generate an interrupt
request. RPF is reset after the receiver detects false start bits (usually
from noise or a baud rate mismatch, or when the receiver detects an
idle character. Polling RPF before disabling the SCI module or
entering STOP mode can show whether a reception is in progress.
1 = Reception in progress
0 = No reception in progress
SCI data register
(SCDR)
SCDR
$0018
The SCI data register is the buffer between the internal data bus and the
receive and transmit shift registers. Reset has no effect on data in the
SCI data register.
Bit 7
6
5
4
3
2
1
Bit 0
Read:
R7
R6
R5
R4
R3
R2
R1
R0
Write:
T7
T6
T5
T4
T3
T2
T1
T0
Reset:
Unaffected by reset
Figure 11. SCI data register (SCDR)
MC68HC08AZ32
204
36-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
I/O registers
R7/T7–R0/T0 — Receive/Transmit data bits
Reading address $0018 accesses the read-only received data bits,
R7–R0. Writing to address $0018 writes the data to be transmitted,
T7–T0. Reset has no effect on the SCI data register.
SCI baud rate
register (SCBR)
The baud rate register selects the baud rate for both the receiver and the
transmitter.
Bit 7
SCBR
$0019
6
5
4
SCP1
SCP0
0
0
3
2
1
Bit 0
SCR2
SCR1
SCR0
0
0
0
Read:
Write:
Reset:
0
0
0
= Unimplemented
Figure 12. SCI Baud Rate Register (SCBR)
SCP1 and SCP0 — SCI Baud Rate Prescaler Bits
These read/write bits select the baud rate prescaler divisor as shown
in Table 8. Reset clears SCP1 and SCP0.
Table 8. SCI baud rate prescaling
SCP1:0
Prescaler Divisor (PD)
00
1
01
3
10
4
11
13
SCR2–SCR0 — SCI baud rate select bits
These read/write bits select the SCI baud rate divisor as shown in
Table 9. Reset clears SCR2–SCR0.
MC68HC08AZ32
37-sci
MOTOROLA
Serial Communications Interface Module (SCI)
205
Serial Communications Interface Module (SCI)
Table 9. SCI baud rate selection
SCR2:1:0
Baud Rate Divisor (BD)
000
1
001
2
010
4
011
8
100
16
101
32
110
64
111
128
Use the following formula to calculate the SCI baud rate:
f XCLK
Baud rate = -----------------------------------64 × PD × BD
where:
fXCLK = clock frequency
PD = prescaler divisor
BD = baud rate divisor
Table 10 shows the SCI baud rates that can be generated with a
4.9152-MHz crystal.
MC68HC08AZ32
206
38-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Communications Interface Module (SCI)
I/O registers
Table 10. SCI baud rate selection examples
SCP1:0
Prescaler divisor
(PD)
SCR2:1:0
Baud rate divisor
(BD)
Baud rate
(fXCLK = 4.9152 MHz)
00
1
000
1
76,800
00
1
001
2
38,400
00
1
010
4
19,200
00
1
011
8
9600
00
1
100
16
4800
00
1
101
32
2400
00
1
110
64
1200
00
1
111
128
600
01
3
000
1
25,600
01
3
001
2
12,800
01
3
010
4
6400
01
3
011
8
3200
01
3
100
16
1600
01
3
101
32
800
01
3
110
64
400
01
3
111
128
200
10
4
000
1
19,200
10
4
001
2
9600
10
4
010
4
4800
10
4
011
8
2400
10
4
100
16
1200
10
4
101
32
600
10
4
110
64
300
10
4
111
128
150
11
13
000
1
5908
11
13
001
2
2954
11
13
010
4
1477
11
13
011
8
739
MC68HC08AZ32
39-sci
MOTOROLA
Serial Communications Interface Module (SCI)
207
Serial Communications Interface Module (SCI)
Table 10. SCI baud rate selection examples (Continued)
SCP1:0
Prescaler divisor
(PD)
SCR2:1:0
Baud rate divisor
(BD)
Baud rate
(fXCLK = 4.9152 MHz)
11
13
100
16
369
11
13
101
32
185
11
13
110
64
92
11
13
111
128
46
MC68HC08AZ32
208
40-sci
Serial Communications Interface Module (SCI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
SPI
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210
Pin name conventions and I/O register addresses . . . . . . . . . . . . . . 211
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 212
Master mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 214
Slave mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 215
Transmission formats . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 217
Clock phase and polarity controls . . . . . . . . . . . . . . . . . . . . . . . . . 217
Transmission format when CPHA = ’0’ . . . . . . . . . . . . . . . . . . . . . 217
Transmission format when CPHA = ’1’ . . . . . . . . . . . . . . . . . . . . . 219
Transmission initiation latency . . . . . . . . . . . . . . . . . . . . . . . . . . . 220
Error conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 222
Overflow error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 222
Mode fault error. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 224
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 227
Queuing transmission data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 229
Resetting the SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 231
Low-power modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 232
WAIT mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 232
STOP mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 232
SPI during break interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 233
I/O Signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 234
MISO (Master in/Slave out). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 234
MOSI (Master out/Slave in). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235
SPSCK (serial clock). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235
SS (slave select) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235
VSS (clock ground) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 236
I/O registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 237
SPI control register (SPCR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 237
SPI status and control register (SPSCR) . . . . . . . . . . . . . . . . . . . 240
SPI data register (SPDR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243
MC68HC08AZ32
1-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
209
Serial Peripheral Interface Module (SPI)
Introduction
This section describes the serial peripheral interface module (SPI,
Version C), which allows full-duplex, synchronous, serial
communications with peripheral devices.
NOTE:
DMA associated functions are only valid if the MCU has a DMA module.
Features
Features of the SPI module include the following:
•
Full-duplex operation
•
Master and slave modes
•
Double-buffered operation with separate transmit and receive
registers
•
Four master mode frequencies (maximum = bus frequency ÷ 2)
•
Maximum slave mode frequency = bus frequency
•
Serial clock with programmable polarity and phase
•
Two separately enabled interrupts with CPU service:
– SPRF (SPI receiver full)
– SPTE (SPI transmitter empty)
•
Mode fault error flag with CPU interrupt capability
•
Overflow error flag with CPU interrupt capability
•
Programmable wired-OR mode
•
I2C (inter-integrated circuit) compatibility
MC68HC08AZ32
210
2--spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
Pin name conventions and I/O register addresses
Pin name conventions and I/O register addresses
The text that follows describes both SPI1 and SPI2. The SPI I/O pin
names are SS (slave select), SPSCK (SPI serial clock), VSS (clock
ground), MOSI (master out slave in), and MISO (master in slave out).
The two SPIs share eight I/O pins with two parallel I/O ports. The full
names of the SPI I/O pins are as follows:
Table 1. Pin name conventions
MISO
MOSI
SS
SCK
VSS
PTE5/MISO
PTE6/MOSI
PTE4/SS
PTE7/SPSCK
CGND
SPI Generic Pin Names:
Full SPI PinNames:
SPI
Table 2. I/O register addresses
Register name
Register address
SPI Control Register (SPICR)
$0010
SPI Status and Control Register (SPISCR)
$0011
SPI Data Register (SPIDR)
$0012
The generic pins names appear in the text that follows.
MC68HC08AZ32
3-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
211
Serial Peripheral Interface Module (SPI)
Functional description
Figure 1 summarizes the SPI I/O registers and Figure 2 show the
structure of the SPI module.
Register name
R/W
Bit 7
6
SPRIE
R
0
0
5
4
3
2
1
Bit 0
CPHA
SPWOM
SPE
SPTIE
0
0
0
Read:
SPIControlRegister(SPCR)
SPMSTR CPOL
Write:
Reset:
SPIStatusandControlRegister Read: SPRF
(SPSCR) Write:
R
1
0
1
OVRF
MODF
SPTE
R
R
R
ERRIE
MODFEN SPR1
SPR0
Reset:
0
0
0
0
1
0
0
0
Read:
R7
R6
R5
R4
R3
R2
R1
R0
Write:
T7
T6
T5
T4
T3
T2
T1
T0
SPIDataRegister(SPDR)
Reset:
Unaffectedbyreset
R
= Reserved
Figure 1. SPI I/O register summary
MC68HC08AZ32
212
4-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
Functional description
INTERNAL BUS
TRANSMIT DATA REGISTER
CGMOUT ÷ 2
(FROM SIM)
SHIFT REGISTER
7
CLOCK
DIVIDER
÷2
÷8
÷ 32
6
5
4
3
2
1
MISO
0
MOSI
RECEIVE DATA REGISTER
PIN
CONTROL
LOGIC
÷ 128
SPMSTR
SPE
CLOCK
SELECT
SPR1
SPSCK
M
CLOCK
LOGIC
S
SS
SPR0
SPMSTR
CPHA
MODFEN
TRANSMITTER CPU INTERRUPT REQUEST
CPOL
SPWOM
ERRIE
SPI
CONTROL
SPTIE
SPRIE
RECEIVER/ERROR CPU INTERRUPT REQUEST
SPE
SPRF
SPTE
OVRF
MODF
Figure 2. SPI module block diagram
The SPI module allows full-duplex, synchronous, serial communication
between the MCU and peripheral devices, including other MCUs.
Software can poll the SPI status flags or SPI operation can be
interrupt-driven.
The following paragraphs describe the operation of the SPI module.
MC68HC08AZ32
5-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
213
Serial Peripheral Interface Module (SPI)
Master mode
NOTE:
The SPI operates in master mode when the SPI master bit, SPMSTR, is
set.
The SPI modules should be configured as master and slave before they
are enabled. Also, the master SPI should be enabled before the slave
SPI. Similarly, Disable the slave SPI should be disabled before disabling
the master SPI. See SPI control register (SPCR) on page 237.
Only a master SPI module can initiate transmissions. Software begins
the transmission from a master SPI module by writing to the SPI data
register. If the shift register is empty, the byte immediately transfers to
the shift register, setting the SPI transmitter empty bit, SPTE. The byte
begins shifting out on the MOSI pin under the control of the serial clock.
See Figure 3.
The SPR1 and SPR0 bits control the baud rate generator and determine
the speed of the shift register. See SPI status and control register
(SPSCR) on page 240. Through the SPSCK pin, the baud rate
generator of the master also controls the shift register of the slave
peripheral.
As the byte shifts out on the MOSI pin of the master, another byte shifts
in from the slave on the master’s MISO pin. The transmission ends when
the receiver full bit, SPRF, becomes set. At the same time that SPRF
becomes set, the byte from the slave transfers to the receive data
register. In normal operation, SPRF signals the end of a transmission.
Software clears SPRF by reading the SPI status and control register with
SPRF set and then reading the SPI data register. Writing to the SPI data
register clears the SPTIE bit.
MC68HC08AZ32
214
6-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
Functional description
MASTER MCU
SHIFT REGISTER
SLAVE MCU
MISO
MISO
MOSI
MOSI
SPSCK
BAUD RATE
GENERATOR
SS
SHIFT REGISTER
SPSCK
VDD
SS
Figure 3. Full-duplex master-slave connections
Slave mode
The SPI operates in slave mode when the SPMSTR bit is clear. In slave
mode the SPSCK pin is the input for the serial clock from the master
MCU. Before a data transmission occurs, the SS pin of the slave MCU
must be at ‘0’. SS must remain low until the transmission is complete.
See Mode fault error on page 224.
In a slave SPI module, data enters the shift register under the control of
the serial clock from the master SPI module. After a byte enters the shift
register of a slave SPI, it transfers to the receive data register, and the
SPRF bit is set. To prevent an overflow condition, slave software must
then read the SPI data register before another byte enters the shift
register.
The maximum frequency of the SPSCK for an SPI configured as a slave
is the bus clock speed (which is twice as fast as the fastest master
SPSCK clock that can be generated). The frequency of the SPSCK for
an SPI configured as a slave does not have to correspond to any
particular SPI baud rate. The baud rate only controls the speed of the
SPSCK generated by an SPI configured as a master. Therefore, the
frequency of the SPSCK for an SPI configured as a slave can be any
frequency less than or equal to the bus speed.
A slave SPI must complete the write to the data register at least one bus
cycle before the master SPI starts a transmission. When the clock phase
bit (CPHA) is set, the first edge of SPSCK starts a transmission. When
MC68HC08AZ32
7-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
215
Serial Peripheral Interface Module (SPI)
CPHA is clear, the falling edge of SS starts a transmission. See
Transmission formats on page 217.
If the write to the data register is late, the SPI transmits the data already
in the shift register from the previous transmission.
NOTE:
SPSCK must be in the proper idle state before the slave is enabled to
prevent SPSCK from appearing as a clock edge.
MC68HC08AZ32
216
8-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
Transmission formats
Transmission formats
During an SPI transmission, data is simultaneously transmitted (shifted
out serially) and received (shifted in serially). A serial clock line
synchronizes shifting and sampling on the two serial data lines. A slave
select line allows individual selection of a slave SPI device; slave
devices that are not selected do not interfere with SPI bus activities. On
a master SPI device, the slave select line can optionally be used to
indicate a multiple-master bus contention.
Clock phase and
polarity controls
Software can select any of four combinations of serial clock (SCK) phase
and polarity using two bits in the SPI control register (SPCR). The clock
polarity is specified by the CPOL control bit, which selects an active high
or low clock and has no significant effect on the transmission format.
The clock phase (CPHA) control bit selects one of two fundamentally
different transmission formats. The clock phase and polarity should be
identical for the master SPI device and the communicating slave device.
In some cases, the phase and polarity are changed between
transmissions to allow a master device to communicate with peripheral
slaves having different requirements.
NOTE:
Transmission
format when
CPHA = Õ0Õ
Before writing to the CPOL bit or the CPHA bit, the SPI should be
disabled by clearing the SPI enable bit (SPE).
Figure 4 shows an SPI transmission in which CPHA is ‘0’. The figure
should not be used as a replacement for data sheet parametric
information.Two waveforms are shown for SCK: one for CPOL = ‘0’ and
another for CPOL = ‘1’. The diagram may be interpreted as a master or
slave timing diagram since the serial clock (SCK), master in/slave out
(MISO), and master out/slave in (MOSI) pins are directly connected
between the master and the slave. The MISO signal is the output from
the slave, and the MOSI signal is the output from the master. The SS line
is the slave select input to the slave. The slave SPI drives its MISO
output only when its slave select input (SS) is at ‘0’, so that only the
selected slave drives to the master. The SS pin of the master is not
shown but is assumed to be inactive. The SS pin of the master must be
MC68HC08AZ32
9-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
217
Serial Peripheral Interface Module (SPI)
high or must be reconfigured as general purpose I/O not affecting the
SPI. See Mode fault error on page 224. When CPHA = ‘0’, the first
SPSCK edge is the MSB capture strobe. Therefore the slave must begin
driving its data before the first SPSCK edge, and a falling edge on the
SS pin is used to start the transmission. The SS pin must be toggled high
and then low between each byte transmitted.
SCK CYCLE #
(FOR REFERENCE)
1
2
3
4
5
6
7
8
MSB
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
LSB
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
LSB
SCK (CPOL =’0’)
SCK (CPOL =1)
MOSI
(FROM MASTER)
MISO
(FROM SLAVE)
MSB
SS (TO SLAVE)
CAPTURE STROBE
Figure 4. Transmission format (CPHA = ’0’)
MISO/MOSI
BYTE 1
BYTE 2
BYTE 3
MASTER SS
SLAVE SS
(CPHA =’0’)
SLAVE SS
(CPHA = 1)
Figure 5. CPHA/SS timing
MC68HC08AZ32
218
10-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
Transmission formats
Transmission
format when
CPHA = Õ1Õ
SCK CYCLE #
(FOR REFERENCE)
Figure 6 shows an SPI transmission in which CPHA is ‘1’. The figure
should not be used as a replacement for data sheet parametric
information. Two waveforms are shown for SCK: one for CPOL = ‘0’ and
another for CPOL = ‘1’. The diagram may be interpreted as a master or
slave timing diagram since the serial clock (SCK), master in/slave out
(MISO), and master out/slave in (MOSI) pins are directly connected
between the master and the slave. The MISO signal is the output from
the slave, and the MOSI signal is the output from the master. The SS line
is the slave select input to the slave. The slave SPI drives its MISO
output only when its slave select input (SS) is at ’0’, so that only the
selected slave drives to the master. The SS pin of the master is not
shown but is assumed to be inactive. The SS pin of the master must be
high or must be reconfigured as general-purpose I/O not affecting the
SPI. See Mode fault error on page 224. When CPHA = ‘1’, the master
begins driving its MOSI pin on the first SPSCK edge. Therefore the slave
uses the first SPSCK edge as a start transmission signal. The SS pin can
remain low between transmissions. This format may be preferable in
systems having only one master and only one slave driving the MISO
data line.
1
2
3
4
5
6
7
8
MOSI
(FROM MASTER)
MSB
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
LSB
MISO
(FROM SLAVE)
MSB
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
SCK (CPOL =’0’)
SCK (CPOL =1)
LSB
SS (TO SLAVE)
CAPTURE STROBE
Figure 6. Transmission format (CPHA = ’1’)
MC68HC08AZ32
11-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
219
Serial Peripheral Interface Module (SPI)
Transmission
initiation latency
When the SPI is configured as a master (SPMSTR = ‘1’), transmissions
are started by a software write to the SPDR. CPHA has no effect on the
delay to the start of the transmission, but it does affect the initial state of
the SCK signal. When CPHA = ‘0’, the SCK signal remains inactive for
the first half of the first SCK cycle. When CPHA = ‘1’, the first SCK cycle
begins with an edge on the SCK line from its inactive to its active level.
The SPI clock rate (selected by SPR1:SPR0) affects the delay from the
write to SPDR and the start of the SPI transmission. See Figure 7. The
internal SPI clock in the master is a free-running derivative of the internal
MCU clock. It is only enabled when both the SPE and SPMSTR bits are
set to conserve power. SCK edges occur halfway through the low time
of the internal MCU clock. Since the SPI clock is free-running, it is
uncertain where the write to the SPDR will occur relative to the slower
SCK. This uncertainty causes the variation in the initiation delay shown
in Figure 7. This delay will be no longer than a single SPI bit time. That
is, the maximum delay is two MCU bus cycles for DIV2, eight MCU bus
cycles for DIV8, 32 MCU bus cycles for DIV32, and 128 MCU bus cycles
for DIV128.
MC68HC08AZ32
220
12-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
Transmission formats
WRITE
TO SPDR
INITIATION DELAY
BUS
CLOCK
MOSI
MSB
BIT 5
BIT 6
SCK
(CPHA = Õ1Õ)
SCK
(CPHA =Õ0Õ)
SCK CYCLE
NUMBER
1
3
2
INITIATION DELAY FROM WRITE SPDR TO TRANSFER BEGIN








WRITE
TO SPDR
BUS
CLOCK
EARLIEST LATEST
WRITE
TO SPDR
(SCK = INTERNAL CLOCK ∏ 2;
2 POSSIBLE START POINTS)
BUS
CLOCK
EARLIEST
WRITE
TO SPDR
(SCK = INTERNAL CLOCK ∏ 8;
8 POSSIBLE START POINTS)
LATEST
(SCK = INTERNAL CLOCK ∏ 32;
32 POSSIBLE START POINTS)
LATEST
(SCK = INTERNAL CLOCK ∏ 128;
128 POSSIBLE START POINTS)
LATEST
BUS
CLOCK
EARLIEST
WRITE
TO SPDR
BUS
CLOCK
EARLIEST
Figure 7. Transmission start delay (master)
MC68HC08AZ32
13-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
221
Serial Peripheral Interface Module (SPI)
Error conditions
The following flags signal SPI error conditions:
Overflow error
•
Overflow (OVRF) — failing to read the SPI data register before the
next byte enters the shift register results in the OVRF bit becoming
set. The new byte does not transfer to the receive data register,
and the unread byte still can be read by accessing the SPI data
register. OVRF is in the SPI status and control register.
•
Mode fault error (MODF) — the MODF bit indicates that the
voltage on the slave select pin (SS) is inconsistent with the mode
of the SPI. MODF is in the SPI status and control register.
The overflow flag (OVRF) becomes set if the SPI receive data register
still has unread data from a previous transmission when the capture
strobe of bit 1 of the next transmission occurs. See Figure 4 and Figure
6. If an overflow occurs, the data being received is not transferred to the
receive data register so that the unread data can still be read. Therefore,
an overflow error always indicates the loss of data.
OVRF generates a receiver/error CPU interrupt request if the error
interrupt enable bit (ERRIE) is also set. MODF and OVRF can generate
a receiver/error CPU interrupt request. See Figure 10. It is not possible
to enable only MODF or OVRF to generate a receiver/error CPU
interrupt request. However, leaving MODFEN low prevents MODF from
being set.
If an end-of-block transmission interrupt was meant to pull the MCU out
of wait, having an overflow condition without overflow interrupts enabled
causes the MCU to hang in wait mode. If the OVRF is enabled to
generate an interrupt, it can pull the MCU out of wait mode instead.
If the CPU SPRF interrupt is enabled and the OVRF interrupt is not,
watch for an overflow condition. Figure 8 shows how it is possible to
miss an overflow.
MC68HC08AZ32
222
14-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
Error conditions
BYTE 1
BYTE 2
BYTE 3
4
1
BYTE 4
6
8
SPRF
OVRF
READ SPSCR
READ SPDR
2
5
3
1
BYTE 1 SETS SPRF BIT.
2
CPU READS SPSCR WITH SPRF BIT SET
AND OVRF BIT CLEAR.
CPU READS BYTE 1 IN SPDR,
CLEARING SPRF BIT.
BYTE 2 SETS SPRF BIT.
3
4
7
5
CPU READS SPSCRW WITH SPRF BIT SET
AND OVRF BIT CLEAR.
6
BYTE 3 SETS OVRF BIT. BYTE 3 IS LOST.
7
CPU READS BYTE 2 IN SPDR, CLEARING SPRF
BUT NOT OVRF BIT.
8
BYTE 4 FAILS TO SET SPRF BIT BECAUSE
OVRF BIT IS SET. BYTE 4 IS LOST.
Figure 8. Missed read of overflow condition
The first part of Figure 8 shows how to read the SPSCR and SPDR to
clear the SPRF without problems. However, as illustrated by the second
transmission example, the OVRF flag can be set in the interval between
SPSCR and SPDR being read.
In this case, an overflow can easily be missed. Since no more SPRF
interrupts can be generated until this OVRF is serviced, it will not be
obvious that bytes are being lost as more transmissions are completed.
To prevent this, the OVRF interrupt should be enabled, or alternatively
another read of the SPSCR should be carried out following the read of
the SPDR. This ensures that the OVRF was not set before the SPRF
was cleared and that future transmissions will terminate with an SPRF
interrupt. Figure 9 illustrates this process. Generally, to avoid this
second SPSCR read, enable the OVRF to the CPU by setting the ERRIE
bit.
MC68HC08AZ32
15-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
223
Serial Peripheral Interface Module (SPI)
BYTE 1
SPI RECEIVE
COMPLETE
BYTE 2
BYTE 3
5
1
BYTE 4
11
7
SPRF
OVRF
READ SPSCR
READ SPDR
4
2
6
3
1
BYTE 1 SETS SPRF BIT.
2
CPU READS SPSCR WITH SPRF BIT SET
AND OVRF BIT CLEAR.
CPU READS BYTE 1 IN SPDR,
CLEARING SPRF BIT.
3
12
9
8
10
14
13
8
CPU READS BYTE 2 IN SPDR,
CLEARING SPRF BIT.
9
CPU READS SPSCR AGAIN
TO CHECK OVRF BIT.
10 CPU READS BYTE 2 SPDR,
CLEARING OVRF BIT.
4
CPU READS SPSCR AGAIN
TO CHECK OVRF BIT.
5
BYTE 2 SETS SPRF BIT.
12 CPU READS SPSCR.
6
CPU READS SPSCR WITH SPRF BIT SET
AND OVRF BIT CLEAR.
13 CPU READS BYTE 4 IN SPDR,
CLEARING SPRF BIT.
7
BYTE 3 SETS OVRF BIT. BYTE 3 IS LOST.
11 BYTE 4 SETS SPRF BIT.
14 CPU READS SPSCR AGAIN
TO CHECK OVRF BIT.
Figure 9. Clearing SPRF when OVRF interrupt is not enabled
Mode fault error
For the MODF flag to be set, the mode fault error enable bit (MODFEN)
must be set. Clearing the MODFEN bit does not clear the MODF flag but
does prevent MODF from being set again after MODF is cleared.
MODF generates a receiver/error CPU interrupt request if the error
interrupt enable bit (ERRIE) is also set. The SPRF, MODF, and OVRF
interrupts share the same CPU interrupt vector. MODF and OVRF can
generate a receiver/error CPU interrupt request. See Figure 10. It is not
possible to enable only MODF or OVRF to generate a receiver/error
CPU interrupt request. However, leaving MODFEN low prevents MODF
from being set.
In a master SPI with the mode fault enable bit (MODFEN) set, the mode
fault flag (MODF) is set if SS becomes ‘0’. A mode fault in a master SPI
causes the following events to occur:
MC68HC08AZ32
224
16-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
Error conditions
•
If ERRIE = ‘1’, the SPI generates an SPI receiver/error CPU
interrupt request.
•
The SPE bit is cleared.
•
The SPTE bit is set.
•
The SPI state counter is cleared.
•
The data direction register of the shared I/O port regains control of
port drivers.
NOTE:
To prevent bus contention with another master SPI after a mode fault
error, clear all SPI bits of the data direction register of the shared I/O
port.
NOTE:
Setting the MODF flag does not clear the SPMSTR bit. The SPMSTR bit
has no function when SPE = ‘0’. Reading SPMSTR when MODF = ‘1’
shows the difference between a MODF occurring when the SPI is a
master and when it is a slave.
When configured as a slave (SPMSTR = ‘0’), the MODF flag is set if SS
goes high during a transmission. When CPHA = ‘0’, a transmission
begins when SS goes low and ends once the incoming SPSCK goes
back to its idle level following the shift of the eighth data bit. When CPHA
= ‘1’, the transmission begins when the SPSCK leaves its idle level and
SS is already low. The transmission continues until the SPSCK returns
to its IDLE level following the shift of the last data bit. See Transmission
formats on page 217.
NOTE:
When CPHA = ‘0’, a MODF occurs if a slave is selected (SS is at ‘0’) and
later unselected (SS is ‘1’) even if no SPSCK is sent to that slave. This
happens because SS at ‘0’ indicates the start of the transmission (MISO
driven out with the value of MSB) for CPHA = ‘0’. When CPHA = ‘1’, a
slave can be selected and then later unselected with no transmission
occurring. Therefore, MODF does not occur since a transmission was
never begun.
In a slave SPI (MSTR = ‘0’), the MODF bit generates an SPI
receiver/error CPU interrupt request if the ERRIE bit is set. The MODF
bit does not clear the SPE bit or reset the SPI in any way. Software can
abort the SPI transmission by toggling the SPE bit of the slave.
MC68HC08AZ32
17-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
225
Serial Peripheral Interface Module (SPI)
NOTE:
A ‘1’ on the SS pin of a slave SPI puts the MISO pin in a high impedance
state. Also, the slave SPI ignores all incoming SPSCK clocks, even if it
was already in the middle of a transmission.
To clear the MODF flag, the SPSCR should be read with the MODF bit
set and then the SPCR register should be written to. This entire clearing
mechanism must occur with no MODF condition existing or else the flag
will not be cleared.
MC68HC08AZ32
226
18-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
Interrupts
Interrupts
Four SPI status flags can be enabled to generate CPU interrupt
requests:
Table 3. SPI interrupts
Flag
Request
SPTE (Transmitter Empty)
SPI Transmitter CPU Interrupt Request (DMAS = 0, SPTIE = 1)
SPRF (Receiver Full)
SPI Receiver CPU Interrupt Request (DMAS = 0, SPRIE = 1)
OVRF (Overflow)
SPI Receiver/Error Interrupt Request (SPRIE = 1, ERRIE = 1)
MODF (Mode Fault)
SPI Receiver/Error Interrupt Request (SPRIE = 1, ERRIE = 1, MODFEN = ’1’)
The SPI transmitter interrupt enable bit (SPTIE) enables the SPTE flag
to generate transmitter CPU interrupt requests or transmitter DMA
service requests.
The SPI receiver interrupt enable bit (SPRIE) enables the SPRF bit to
generate receiver CPU interrupt requests or receiver DMA service
requests, provided that the SPI is enabled (SPE = 1).
The error interrupt enable bit (ERRIE) enables both the MODF and
OVRF flags to generate a receiver/error CPU interrupt request.
The mode fault enable bit (MODFEN) can prevent the MODF flag from
being set so that only the OVRF flag is enabled to generate
receiver/error CPU interrupt requests.
MC68HC08AZ32
19-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
227
Serial Peripheral Interface Module (SPI)
SPTE
SPTIE
SPE
SPI TRANSMITTER
CPU INTERRUPT REQUEST
SPRIE
SPRF
SPI RECEIVER/ERROR
CPU INTERRUPT REQUEST
ERRIE
MODF
OVRF
Figure 10. SPI interrupt request generation
Two sources in the SPI status and control register can generate CPU
interrupt requests:
•
SPI receiver full bit (SPRF) — the SPRF bit becomes set every
time a byte transfers from the shift register to the receive data
register. If the SPI receiver interrupt enable bit, SPRIE, is also set,
SPRF can generate either an SPI receiver/error CPU interrupt
request.
•
SPI transmitter empty (SPTE) — the SPTE bit becomes set every
time a byte transfers from the transmit data register to the shift
register. If the SPI transmit interrupt enable bit, SPTIE, is also set,
SPTE can generate an SPTE CPU interrupt request .
MC68HC08AZ32
228
20-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
Queuing transmission data
Queuing transmission data
The double-buffered transmit data register allows a data byte to be
queued and transmitted. For an SPI configured as a master, a queued
data byte is transmitted immediately after the previous transmission has
completed. The SPI transmitter empty flag (SPTE) indicates when the
transmit data buffer is ready to accept new data. Write to the SPI data
register only when the SPTE bit is high. Figure 11 shows the timing
associated with doing back-to-back transmissions with the SPI (SPSCK
has CPHA: CPOL = 1:0).
WRITE TO SPDR
SPTE
1
3
8
5
2
10
SCK (CPHA:CPOL = ’1’:0)
MOSI
MSB BIT BIT BIT BIT BIT BIT LSB MSB BIT BIT BIT BIT BIT BIT LSB MSB BIT BIT BIT
6
5
4
3
2
1
6
5
4
3
2
6
5
4
1
BYTE 1
BYTE 2
4
SPRF
11
7
READ SPDR
1
9
6
READ SPSCR
BYTE 3
CPU WRITES BYTE 1 TO SPDR, CLEARING
SPTE BIT.
12
7
CPU READS SPDR, CLEARING SPRF BIT.
8
CPU WRITES BYTE 3 TO SPDR, QUEUEING
BYTE 3 AND CLEARING SPTE BIT.
9
SECOND INCOMING BYTE TRANSFERS FROM SHIFT
REGISTER TO RECEIVE DATA REGISTER, SETTING
SPRF BIT.
2
BYTE 1 TRANSFERS FROM TRANSMIT DATA
REGISTER TO SHIFT REGISTER, SETTING SPTE BIT.
3
CPU WRITES BYTE 2 TO SPDR, QUEUEING
BYTE 2 AND CLEARING SPTE BIT.
4
FIRST INCOMING BYTE TRANSFERS FROM SHIFT
REGISTER TO RECEIVE DATA REGISTER, SETTING
SPRF BIT.
10 BYTE 3 TRANSFERS FROM TRANSMIT DATA
REGISTER TO SHIFT REGISTER, SETTING SPTE BIT.
5
BYTE 2 TRANSFERS FROM TRANSMIT DATA
REGISTER TO SHIFT REGISTER, SETTING SPTE BIT.
11 CPU READS SPSCR WITH SPRF BIT SET.
6
CPU READS SPSCR WITH SPRF BIT SET.
12 CPU READS SPDR, CLEARING SPRF BIT.
Figure 11. SPRF/SPTE CPU interrupt timing
MC68HC08AZ32
21-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
229
Serial Peripheral Interface Module (SPI)
For a slave, the transmit data buffer allows back-to-back transmissions
to occur without the slave having to time the write of its data between the
transmissions. Also, if no new data is written to the data buffer, the last
value contained in the shift register will be the next data word
transmitted.
MC68HC08AZ32
230
22-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
Resetting the SPI
Resetting the SPI
Any system reset completely resets the SPI. Partial resets occur
whenever the SPI enable bit (SPE) is low. Whenever SPE is low, the
following occurs:
•
The SPTE flag is set
•
Any transmission currently in progress is aborted
•
The shift register is cleared
•
The SPI state counter is cleared, making it ready for a new
complete transmission
•
All the SPI port logic is defaulted back to being general purpose
I/O.
The following items are reset only by a system reset:
•
All control bits in the SPCR register
•
All control bits in the SPSCR register (MODFEN, ERRIE, SPR1,
and SPR0)
•
The status flags SPRF, OVRF, and MODF
By not resetting the control bits when SPE is low, the user can clear SPE
between transmissions without having to set all control bits again when
SPE is set back high for the next transmission.
By not resetting the SPRF, OVRF, and MODF flags, the user can still
service these interrupts after the SPI has been disabled. The user can
disable the SPI by writing ’0’ to the SPE bit. The SPI can also be disabled
by a mode fault occurring in an SPI that was configured as a master with
the MODFEN bit set.
MC68HC08AZ32
23-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
231
Serial Peripheral Interface Module (SPI)
Low-power modes
The WAIT and STOP instructions put the MCU in low
power-consumption standby modes.
WAIT mode
The SPI module remains active after the execution of a WAIT instruction.
In WAIT mode the SPI module registers are not accessible by the CPU.
Any enabled CPU interrupt request from the SPI module can bring the
MCU out of WAIT mode.
If SPI module functions are not required during WAIT mode, power
consumption can be reduced by disabling the SPI module before
executing the WAIT instruction.
To exit WAIT mode when an overflow condition occurs, the OVRF bit
should be enabled to generate CPU interrupt requests by setting the
error interrupt enable bit (ERRIE). See Interrupts on page 227.
STOP mode
The SPI module is inactive after the execution of a STOP instruction.
The STOP instruction does not affect register conditions. SPI operation
resumes after an external interrupt. If STOP mode is exited by reset, any
transfer in progress is aborted, and the SPI is reset.
MC68HC08AZ32
232
24-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
SPI during break interrupts
SPI during break interrupts
The system integration module (SIM) controls whether status bits in
other modules can be cleared during the break state. The BCFE bit in
the SIM break flag control register (SBFCR) enables software to clear
status bits during the break state. See SIM break flag control register
(SBFCR) on page 93.
To allow software to clear status bits during a break interrupt, a ‘1’ should
be written to the BCFE bit. If a status bit is cleared during the break state,
it remains cleared when the MCU exits the break state.
To protect status bits during the break state, a ‘0’ should be written to the
BCFE bit. With BCFE at ‘0’ (its default state), software can read and write
I/O registers during the break state without affecting status bits. Some
status bits have a two-step read/write clearing procedure. If software
does the first step on such a bit before the break, the bit cannot change
during the break state as long as BCFE is a ‘0’. After the break, the
second step clears the status bit.
Since the SPTE bit cannot be cleared during a break with the BCFE bit
cleared, a write to the data register in break mode will not initiate a
transmission, nor will this data be transferred into the shift register.
Therefore, a write to the SPDR in break mode with the BCFE bit cleared
has no effect.
MC68HC08AZ32
25-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
233
Serial Peripheral Interface Module (SPI)
I/O Signals
The SPI module has five I/O pins and shares four of them with a parallel
I/O port.
•
MISO — data received
•
MOSI — data transmitted
•
SPSCK — serial clock
•
SS — slave select
•
VSS — clock ground
The SPI has limited inter-integrated circuit (I2C) capability (requiring
software support) as a master in a single-master environment. To
communicate with I2C peripherals, MOSI becomes an open-drain output
when the SPWOM bit in the SPI control register is set. In I2C
communication, the MOSI and MISO pins are connected to a
bidirectional pin from the I2C peripheral and through a pullup resistor to
VDD.
MISO (Master
in/Slave out)
MISO is one of the two SPI module pins that transmits serial data. In full
duplex operation, the MISO pin of the master SPI module is connected
to the MISO pin of the slave SPI module. The master SPI simultaneously
receives data on its MISO pin and transmits data from its MOSI pin.
Slave output data on the MISO pin is enabled only when the SPI is
configured as a slave. The SPI is configured as a slave when its
SPMSTR bit is ‘0’ and its SS pin is at ‘0’. To support a multiple-slave
system, a ‘1’ on the SS pin puts the MISO pin in a high-impedance state.
When enabled, the SPI controls data direction of the MISO pin
regardless of the state of the data direction register of the shared I/O
port.
MC68HC08AZ32
234
26-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
I/O Signals
MOSI (Master
out/Slave in)
MOSI is one of the two SPI module pins that transmits serial data. In full
duplex operation, the MOSI pin of the master SPI module is connected
to the MOSI pin of the slave SPI module. The master SPI simultaneously
transmits data from its MOSI pin and receives data on its MISO pin.
When enabled, the SPI controls data direction of the MOSI pin
regardless of the state of the data direction register of the shared I/O
port.
SPSCK (serial
clock)
The serial clock synchronizes data transmission between master and
slave devices. In a master MCU, the SPSCK pin is the clock output. In a
slave MCU, the SPSCK pin is the clock input. In full duplex operation,
the master and slave MCUs exchange a byte of data in eight serial clock
cycles.
When enabled, the SPI controls data direction of the SPSCK pin
regardless of the state of the data direction register of the shared I/O
port.
SS (slave select)
The SS pin has various functions depending on the current state of the
SPI. For an SPI configured as a slave, the SS is used to select a slave.
For CPHA = ’0’, the SS is used to define the start of a transmission. See
Transmission formats on page 217. Since it is used to indicate the start
of a transmission, the SS must be toggled high and low between each
byte transmitted for the CPHA = ‘0’ format. However, it can remain low
throughout the transmission for the CPHA = ‘1’ format. See Figure 12.
MISO/MOSI
BYTE 1
BYTE 2
BYTE 3
MASTER SS
SLAVE SS
(CPHA =’0’)
SLAVE SS
(CPHA = ’1’)
Figure 12. CPHA/SS timing
MC68HC08AZ32
27-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
235
Serial Peripheral Interface Module (SPI)
When an SPI is configured as a slave, the SS pin is always configured
as an input. It cannot be used as a general purpose I/O regardless of the
state of the MODFEN control bit. However, the MODFEN bit can still
prevent the state of the SS from creating a MODF error. See SPI status
and control register (SPSCR) on page 240.
NOTE:
A ‘1’ on the SS pin of a slave SPI puts the MISO pin in a high-impedance
state. The slave SPI ignores all incoming SPSCK clocks, even if
transmission has already begun.
When an SPI is configured as a master, the SS input can be used in
conjunction with the MODF flag to prevent multiple masters from driving
MOSI and SPSCK. See Mode fault error on page 224. For the state of
the SS pin to set the MODF flag, the MODFEN bit in the SPSCK register
must be set. If the MODFEN bit is low for an SPI master, the SS pin can
be used as a general purpose I/O under the control of the data direction
register of the shared I/O port. With MODFEN high, it is an input-only pin
to the SPI regardless of the state of the data direction register of the
shared I/O port.
The CPU can always read the state of the SS pin by configuring the
appropriate pin as an input and reading the data register. See Table 4.
Table 4. SPI configuration
SPE
SPMSTR MODFEN SPI CONFIGURATION
STATE OF SS LOGIC
0
X(1)
X
Not Enabled
General-purpose I/O; SS
ignored by SPI
1
0
X
Slave
Input-only to SPI
1
1
0
Master without MODF
General-purpose I/O; SS
ignored by SPI
1
1
1
Master with MODF
Input-only to SPI
1. X = don’t care
VSS
(clock ground)
VSS is the ground return for the serial clock pin, SPSCK, and the ground
for the port output buffers. To reduce the ground return path loop and
minimize radio frequency (RF) emissions, the ground pin should be
connected of the slave to the VSS pin.
MC68HC08AZ32
236
28-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
I/O registers
I/O registers
Three registers control and monitor SPI operation:
SPI control register
(SPCR)
SPCR
•
SPI control register (SPCR)
•
SPI status and control register (SPSCR)
•
SPI data register (SPDR)
The SPI control register does the following:
•
Enables SPI module interrupt requests
•
Selects CPU interrupt requests
•
Configures the SPI module as master or slave
•
Selects serial clock polarity and phase
•
Configures the SPSCK, MOSI, and MISO pins as open-drain
outputs
•
Enables the SPI module
Bit 7
6
5
4
3
2
1
Bit 0
SPRIE
R
SPMSTR
CPOL
CPHA
SPWOM
SPE
SPTIE
0
0
1
0
1
0
0
0
Read:
Write:
Reset:
R
= Reserved
Figure 13. SPI control register (SPCR)
SPRIE — SPI receiver interrupt enable
This read/write bit enables CPU interrupt requests generated by the
SPRF bit. The SPRF bit is set when a byte transfers from the shift
register to the receive data register. Reset clears the SPRIE bit.
1 = SPRF CPU interrupt requests enabled
0 = SPRF CPU interrupt requests disabled
MC68HC08AZ32
29-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
237
Serial Peripheral Interface Module (SPI)
SPMSTR — SPI master
This read/write bit selects master mode operation or slave mode
operation. Reset sets the SPMSTR bit.
1 = Master mode
0 = Slave mode
CPOL — Clock polarity
This read/write bit determines the logic state of the SPSCK pin
between transmissions. See Figure 4 and Figure 6. To transmit data
between SPI modules, the SPI modules must have identical CPOL
bits. Reset clears the CPOL bit.
CPHA — Clock phase
This read/write bit controls the timing relationship between the serial
clock and SPI data. See Figure 4 and Figure 6. To transmit data
between SPI modules, the SPI modules must have identical CPHA
bits. When CPHA = ’0’, the SS pin of the slave SPI module must be
set to logic one between bytes. See Figure 12. Reset sets the CPHA
bit.
When CPHA =’0’ for a slave, the falling edge of SS indicates the
beginning of the transmission. This causes the SPI to leave its idle
state and begin driving the MISO pin with the MSB of its data. Once
the transmission begins, no new data is allowed into the shift register
from the data register. Therefore, the slave data register must be
loaded with the desired transmit data before the falling edge of SS.
Any data written after the falling edge is stored in the data register and
transferred to the shift register at the current transmission.
When CPHA = ’1’ for a slave, the first edge of the SPSCK indicates
the beginning of the transmission. The same applies when SS is high
for a slave. The MISO pin is held in a high-impedance state, and the
incoming SPSCK is ignored. In certain cases, it may also cause the
MODF flag to be set. See Mode fault error on page 224. A ‘1’ on the
SS pin does not affect the state of the SPI state machine in any way.
SPWOM — SPI wired-OR mode
This read/write bit disables the pull-up devices on pins SPSCK,
MOSI, and MISO so that those pins become open-drain outputs.
1 = Wired-OR SPSCK, MOSI, and MISO pins
MC68HC08AZ32
238
30-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
I/O registers
0 = Normal push-pull SPSCK, MOSI, and MISO pins
SPE — SPI enable
This read/write bit enables the SPI module. Clearing SPE causes a
partial reset of the SPI. See Resetting the SPI on page 231. Reset
clears the SPE bit.
1 = SPI module enabled
0 = SPI module disabled
SPTIE— SPI transmit interrupt enable
This read/write bit enables CPU interrupt requests or DMA service
requests generated by the SPTE bit. SPTE is set when a byte
transfers from the transmit data register to the shift register. Reset
clears the SPTIE bit.
1 = SPTE CPU interrupt requests enabled
0 = SPTE CPU interrupt requests disabled
MC68HC08AZ32
31-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
239
Serial Peripheral Interface Module (SPI)
SPI status and
control register
(SPSCR)
The SPI status and control register contains flags to signal the following
conditions:
•
Receive data register full
•
Failure to clear SPRF bit before next byte is received (overflow
error)
•
Inconsistent logic level on SS pin (mode fault error)
•
Transmit data register empty
The SPI status and control register also contains bits that perform the
following functions:
•
Enable error interrupts
•
Enable mode fault error detection
•
Select master SPI baud rate
Bit 7
SPSCR
Read:
6
SPRF
5
4
3
OVRF
MODF
SPTE
R
R
R
0
0
1
ERRIE
Write:
R
Reset:
0
R
0
2
1
Bit 0
MODFEN
SPR1
SPR0
0
0
0
= Unimplemented
Figure 14. SPI status and control register (SPSCR)
SPRF — SPI receiver full
This clearable, read-only flag is set each time a byte transfers from
the shift register to the receive data register. SPRF generates a CPU
interrupt request if the SPRIE bit in the SPI control register is set also.
During an SPRF CPU interrupt, the CPU clears SPRF by reading the
SPI status and control register with SPRF set and then reading the
SPI data register. During an SPRF DMA transmission (DMAS = ‘1’),
any read of the SPI data register clears the SPRF bit.
Reset clears the SPRF bit.
1 = Receive data register full
0 = Receive data register not full
MC68HC08AZ32
240
32-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
I/O registers
ERRIE — Error interrupt enable
This read-only bit enables the MODF and OVRF flags to generate
CPU interrupt requests. Reset clears the ERRIE bit.
1 = MODF and OVRF can generate CPU interrupt requests
0 = MODF and OVRF cannot generate CPU interrupt requests
OVRF — Overflow flag
This clearable, read-only flag is set if software does not read the byte
in the receive data register before the next byte enters the shift
register. In an overflow condition, the byte already in the receive data
register is unaffected, and the byte that shifted in last is lost. Clear the
OVRF bit by reading the SPI status and control register with OVRF set
and then reading the SPI data register. Reset clears the OVRF flag.
1 = Overflow
0 = No overflow
MODF — Mode fault
This clearable, ready-only flag is set in a slave SPI if the SS pin goes
high during a transmission. In a master SPI, the MODF flag is set if
the SS pin goes low at any time. Clear the MODF bit by reading the
SPI status and control register with MODF set and then writing to the
SPI data register. Reset clears the MODF bit.
1 = SS pin at inappropriate logic level
0 = SS pin at appropriate logic level
SPTE — SPI transmitter empty
This clearable, read-only flag is set each time the transmit data
register transfers a byte into the shift register. SPTE generates an
SPTE CPU interrupt request or an SPTE DMA service request if the
SPTIE bit in the SPI control register is set also.
NOTE:
The SPI data register should not be written to unless the SPTE bit is
high.
For an idle master or idle slave that has no data loaded into its
transmit buffer, the SPTE will be set again within two bus cycles since
the transmit buffer empties into the shift register. This allows the user
to queue up a 16-bit value to send. For an already active slave, the
load of the shift register cannot occur until the transmission is
MC68HC08AZ32
33-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
241
Serial Peripheral Interface Module (SPI)
completed. This implies that a back-to-back write to the transmit data
register is not possible. The SPTE indicates when the next write can
occur.
Reset sets the SPTE bit.
1 = Transmit data register empty
0 = Transmit data register not empty
MODFEN — Mode fault enable
This read/write bit, when set to ’1’, allows the MODF flag to be set. If
the MODF flag is set, clearing the MODFEN does not clear the MODF
flag. If the SPI is enabled as a master and the MODFEN bit is low,
then the SS pin is available as a general purpose I/O.
If the MODFEN bit is set, then this pin is not available as a general
purpose I/O. When the SPI is enabled as a slave, the SS pin is not
available as a general purpose I/O regardless of the value of
MODFEN. See SS (slave select) on page 235.
If the MODFEN bit is low, the level of the SS pin does not affect the
operation of an enabled SPI configured as a master. For an enabled
SPI configured as a slave, having MODFEN low only prevents the
MODF flag from being set. It does not affect any other part of SPI
operation. See Mode fault error on page 224.
SPR1 and SPR0 — SPI baud rate select
In master mode, these read/write bits select one of four baud rates as
shown in Table 5. SPR1 and SPR0 have no effect in slave mode.
Reset clears SPR1 and SPR0.
Table 5. SPI master baud rate selection
SPR1:SPR0
Baud rate divisor (BD)
00
2
01
8
10
32
11
128
MC68HC08AZ32
242
34-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Serial Peripheral Interface Module (SPI)
I/O registers
The following formula is used to calculate the SPI baud rate:
Baud rate= CGMOUT
2 X BD
where:
CGMOUT = base clock output of the clock generator module (CGM)
BD = baud rate divisor
SPI data register
(SPDR)
SPDR
The SPI data register is the read/write buffer for the receive data register
and the transmit data register. Writing to the SPI data register writes data
into the transmit data register. Reading the SPI data register reads data
from the receive data register. The transmit data and receive data
registers are separate buffers that can contain different values. See
Figure 2.
Bit 7
6
5
4
3
2
1
Bit 0
Read:
R7
R6
R5
R4
R3
R2
R1
R0
Write:
T7
T6
T5
T4
T3
T2
T1
T0
Reset:
Indeterminate after reset
Figure 15. SPI data register (SPDR)
R7:R0/T7:T0 — Receive/Transmit data bits
NOTE:
Read-modify-write instructions should not be used on the SPI data
register since the buffer read is not the same as the buffer written.
MC68HC08AZ32
35-spi
MOTOROLA
Serial Peripheral Interface Module (SPI)
243
Serial Peripheral Interface Module (SPI)
MC68HC08AZ32
244
36-spi
Serial Peripheral Interface Module (SPI)
MOTOROLA
Timer Interface Module A (TIMA)
TIMA
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 246
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 246
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 247
TIMA counter prescaler. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 249
Input capture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250
Output compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250
Unbuffered output compare . . . . . . . . . . . . . . . . . . . . . . . . . . . 250
Buffered output compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 251
Pulse width modulation (PWM). . . . . . . . . . . . . . . . . . . . . . . . . . . 252
Unbuffered PWM signal generation . . . . . . . . . . . . . . . . . . . . . 253
Buffered PWM signal generation . . . . . . . . . . . . . . . . . . . . . . . 254
PWM initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 255
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 257
Low-power modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 257
Wait mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 257
TIMA during break interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 258
I/O Signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 259
TIMA clock pin (PTD6/TACLK) . . . . . . . . . . . . . . . . . . . . . . . . . . . 259
TIMA channel I/O pins (PTF1/TACH3-PTE2/TACH0) . . . . . . . . . 259
I/O registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260
TIMA status and control register (TASC) . . . . . . . . . . . . . . . . . . . 260
TIMA counter registers (TACNTH:TACNTL). . . . . . . . . . . . . . . . . 262
TIMA counter modulo registers (TAMODH/L). . . . . . . . . . . . . . . . 263
TIMA channel status and control registers (TASC0–TASC3) . . . . 264
TIMA channel registers (TACH0H/L–TACHH/L). . . . . . . . . . . . . . 268
MC68HC08AZ32
1-tima
MOTOROLA
Timer Interface Module A (TIMA)
245
Timer Interface Module A (TIMA)
Introduction
This section describes the timer interface module (TIMA). The TIMA is a
four-channel timer that provides a timing reference with input capture,
output compare, and pulse-width-modulation functions. Figure 1 is a
block diagram of the TIMA.
Features
Features of the TIMA include the following:
•
Four input capture/output compare channels
– Rising-edge, falling-edge, or any-edge input capture trigger
– Set, clear, or toggle output compare action
•
Buffered and unbuffered pulse width modulation (PWM) signal
generation
•
Programmable TIMA clock input
– Seven-frequency internal bus clock prescaler selection
– External TIMA clock input (4MHz maximum frequency)
•
Free-running or modulo up-count operation
•
Toggle any channel pin on overflow
•
TIMA counter stop and reset bits
•
Modular architecture expandable to 8 channels
MC68HC08AZ32
246
2--tima
Timer Interface Module A (TIMA)
MOTOROLA
Timer Interface Module A (TIMA)
Functional description
Functional description
Figure 1 shows the structure of the TIMA. The central component of the
TIMA is the 16-bit TIMA counter that can operate as a free-running
counter or a modulo up-counter. The TIMA counter provides the timing
reference for the input capture and output compare functions. The TIMA
counter modulo registers, TAMODH:TAMODL, control the modulo value
of the TIMA counter. Software can read the TIMA counter value at any
time without affecting the counting sequence.
The four TIMA channels are programmable independently as input
capture or output compare channels.
MC68HC08AZ32
3-tima
MOTOROLA
Timer Interface Module A (TIMA)
247
Timer Interface Module A (TIMA)
TACLK
PTD6/TACLK
PRESCALER SELECT
INTERNAL
BUS CLOCK
PRESCALER
TSTOP
PS2
TRST
PS1
PS0
16-BIT COUNTER
TOF
TOIE
INTERRUPT
LOGIC
16-BIT COMPARATOR
TAMODH:TAMODL
TOV0
CHANNEL 0
ELS0B
ELS0A
CH0MAX
PTE2
LOGIC
PTE2/TACH
16-BIT COMPARATOR
TACH0H:TACH0L
CH0F
16-BIT LATCH
CH0IE
MS0A
INTERRUPT
LOGIC
MS0B
INTERNAL BUS
TOV1
CHANNEL 1
ELS1B
ELS1A
CH1MAX
PTE3
LOGIC
PTE3/TACH
16-BIT COMPARATOR
TACH1H:TACH1L
CH1F
16-BIT LATCH
MS1A
CH1IE
INTERRUPT
LOGIC
TOV2
CHANNEL 2
ELS2B
ELS2A
CH2MAX
PTF0
LOGIC
PTF0/TACH
16-BIT COMPARATOR
TACH2H:TACH2L
CH2F
16-BIT LATCH
MS2A
CH2IE
INTERRUPT
LOGIC
MS2B
TOV3
CHANNEL 3
ELS3B
ELS3A
CH3MAX
PTF1
LOGIC
PTF1/TACH
16-BIT COMPARATOR
TACH3H:TACH3L
CH3F
16-BIT LATCH
MS3A
CH3IE
INTERRUPT
LOGIC
Figure 1. TIMA block diagram
MC68HC08AZ32
248
4-tima
Timer Interface Module A (TIMA)
MOTOROLA
Timer Interface Module A (TIMA)
Functional description
Table 1. TIMA I/O register summary
Register Name
TIMAstatus/controlregister(TASC)
Bit 7
6
TOF
TOIE
TIMAcounterregisterhigh(TACNTH) Bit15
5
4
TSTOP TRST
3
2
1
Bit 0
Addr.
0
PS2
PS1
PS0
$0020
14
13
12
11
10
9
Bit8
$0022
Bit7
6
5
4
3
2
1
Bit0
$0023
TIMACountermoduloreg.high(TAMODH) Bit15
14
13
12
11
10
9
Bit8
$0024
6
5
4
3
2
1
Bit0
$0025
CH0IE
MS0B
MS0A
14
13
12
11
10
9
Bit8
$0027
6
5
4
3
2
1
Bit0
$0028
TIMAcounterregisterlow(TACNTL)
TIMAcountermoduloreg.low(TAMODL)
Bit7
TIMACh.0Status/controlregister(TASC0) CH0F
TIMACh.0registerhigh(TACH0H) Bit15
TIMACh.0registerlow(TACH0L)
Bit7
TIMACh.1status/controlregister(TASC1) CH1F
TIMACh.1registerhigh(TACH1H) Bit15
CH1IE
MS1A
ELS0B ELS0A
ELS1B ELS1A
TOV0 CH0MAX $0026
TOV1 CH1MAX $0029
14
13
12
11
10
9
Bit8
$002A
6
5
4
3
2
1
Bit0
$002B
CH2IE
MS2B
MS2A
TIMACh.2registerHigh(TACH2H) Bit15
14
13
12
11
10
9
Bit8
$002D
TIMACh.2registerLow(TACH2L)
6
5
4
3
2
1
Bit0
$002E
TIMACh.1registerLow(TACH1L)
Bit7
TIMACh.2Status/Controlregister(TASC2) CH2F
Bit7
TIMACh.3Status/Controlregister(TASC3) CH3F
MS3A
CH3IE
ELS2B ELS2A
ELS3B ELS3A
TOV2 CH2MAX $002C
TOV3 CH3MAX $002F
TIMACh.3registerHigh(TACH3H) Bit15
14
13
12
11
10
9
Bit8
$0030
TIMACh.3registerLow(TACH3L)
6
5
4
3
2
1
Bit0
$0031
Bit7
=Unimplemented
TIMA counter
prescaler
The TIMA clock source can be one of the seven prescaler outputs or the
TIMA clock pin, PTD6/TACLK. The prescaler generates seven clock
rates from the internal bus clock. The prescaler select bits, PS[2:0], in
the TIMA status and control register select the TIMA clock source.
MC68HC08AZ32
5-tima
MOTOROLA
Timer Interface Module A (TIMA)
249
Timer Interface Module A (TIMA)
Input capture
With the input capture function, the TIMA can capture the time at which
an external event occurs. When an active edge occurs on the pin of an
input capture channel, the TIMA latches the contents of the TIMA
counter into the TIMA channel registers, TACHxH:TACHxL. The polarity
of the active edge is programmable. Input captures can generate
TIM CPU interrupt requests.
Output compare
With the output compare function, the TIMA can generate a periodic
pulse with a programmable polarity, duration, and frequency. When the
counter reaches the value in the registers of an output compare channel,
the TIMA can set, clear, or toggle the channel pin. Output compares can
generate TIM CPU interrupt requests.
Unbuffered output
compare
Any output compare channel can generate unbuffered output compare
pulses as described in Output compare on page 250. The pulses are
unbuffered because changing the output compare value requires writing
the new value over the old value currently in the TIMA channel registers.
An unsynchronized write to the TIMA channel registers to change an
output compare value could cause incorrect operation for up to two
counter overflow periods. For example, writing a new value before the
counter reaches the old value but after the counter reaches the new
value prevents any compare during that counter overflow period. Also,
using a TIMA overflow interrupt routine to write a new, smaller output
compare value may cause the compare to be missed. The TIMA may
pass the new value before it is written.
Use the following methods to synchronize unbuffered changes in the
output compare value on channel x:
•
When changing to a smaller value, enable channel x output
compare interrupts and write the new value in the output compare
interrupt routine. The output compare interrupt occurs at the end
of the current output compare pulse. The interrupt routine has until
the end of the counter overflow period to write the new value.
MC68HC08AZ32
250
6-tima
Timer Interface Module A (TIMA)
MOTOROLA
Timer Interface Module A (TIMA)
Functional description
•
Buffered output
compare
When changing to a larger output compare value, enable channel
x TIMA overflow interrupts and write the new value in the TIMA
overflow interrupt routine. The TIMA overflow interrupt occurs at
the end of the current counter overflow period. Writing a larger
value in an output compare interrupt routine (at the end of the
current pulse) could cause two output compares to occur in the
same counter overflow period.
Channels 0 and 1 can be linked to form a buffered output compare
channel whose output appears on the PTE2/TACH0 pin. The TIMA
channel registers of the linked pair alternately control the output.
Setting the MS0B bit in TIMA channel 0 status and control register
(TASC0) links channel 0 and channel 1. The output compare value in the
TIMA channel 0 registers initially controls the output on the
PTE2/TACH0 pin. Writing to the TIMA channel 1 registers enables the
TIMA channel 1 registers to synchronously control the output after the
TIMA overflows. At each subsequent overflow, the TIMA channel
registers (0 or 1) that control the output are the ones written to last.
TASC0 controls and monitors the buffered output compare function, and
TIMA channel 1 status and control register (TASC1) is unused. While the
MS0B bit is set, the channel 1 pin, PTE3/TACH1, is available as a
general-purpose I/O pin.
Channels 2 and 3 can be linked to form a buffered output compare
channel whose output appears on the PTF0/TACH2 pin. The TIMA
channel registers of the linked pair alternately control the output.
Setting the MS2B bit in TIMA channel 2 status and control register
(TASC2) links channel 2 and channel 3. The output compare value in the
TIMA channel 2 registers initially controls the output on the
PTF0/TACH2 pin. Writing to the TIMA channel 3 registers enables the
TIMA channel 3 registers to synchronously control the output after the
TIMA overflows. At each subsequent overflow, the TIMA channel
registers (2 or 3) that control the output are the ones written to last.
TASC2 controls and monitors the buffered output compare function, and
TIMA channel 3 status and control register (TASC3) is unused. While the
MS2B bit is set, the channel 3 pin, PTF1/TACH3, is available as a
general-purpose I/O pin.
MC68HC08AZ32
7-tima
MOTOROLA
Timer Interface Module A (TIMA)
251
Timer Interface Module A (TIMA)
NOTE:
In buffered output compare operation, do not write new output compare
values to the currently active channel registers. Writing to the active
channel registers is the same as generating unbuffered output
compares.
Pulse width
modulation (PWM)
By using the toggle-on-overflow feature with an output compare channel,
the TIMA can generate a PWM signal. The value in the TIMA counter
modulo registers determines the period of the PWM signal. The channel
pin toggles when the counter reaches the value in the TIMA counter
modulo registers. The time between overflows is the period of the PWM
signal.
As Figure 2 shows, the output compare value in the TIMA channel
registers determines the pulse width of the PWM signal. The time
between overflow and output compare is the pulse width. Program the
TIMA to clear the channel pin on output compare if the state of the PWM
pulse is logic one. Program the TIMA to set the pin if the state of the
PWM pulse is logic zero.
OVERFLOW
OVERFLOW
OVERFLOW
PERIOD
PULSE
WIDTH
PTE/F/x/TACHx
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
Figure 2. PWM period and pulse width
The value in the TIMA counter modulo registers and the selected
prescaler output determines the frequency of the PWM output. The
frequency of an 8-bit PWM signal is variable in 256 increments. Writing
$00FF (255) to the TIMA counter modulo registers produces a PWM
period of 256 times the internal bus clock period if the prescaler select
MC68HC08AZ32
252
8-tima
Timer Interface Module A (TIMA)
MOTOROLA
Timer Interface Module A (TIMA)
Functional description
value is $000. See TIMA status and control register (TASC) on page
260.
The value in the TIMA channel registers determines the pulse width of
the PWM output. The pulse width of an 8-bit PWM signal is variable in
256 increments. Writing $0080 (128) to the TIMA channel registers
produces a duty cycle of 128/256 or 50%.
Unbuffered PWM
signal generation
Any output compare channel can generate unbuffered PWM pulses as
described in Pulse width modulation (PWM) on page 252. The pulses
are unbuffered because changing the pulse width requires writing the
new pulse width value over the old value currently in the TIMA channel
registers.
An unsynchronized write to the TIMA channel registers to change a
pulse width value could cause incorrect operation for up to two PWM
periods. For example, writing a new value before the counter reaches
the old value but after the counter reaches the new value prevents any
compare during that PWM period. Also, using a TIMA overflow interrupt
routine to write a new, smaller pulse width value may cause the compare
to be missed. The TIMA may pass the new value before it is written.
Use the following methods to synchronize unbuffered changes in the
PWM pulse width on channel x:
•
When changing to a shorter pulse width, enable channel x output
compare interrupts and write the new value in the output compare
interrupt routine. The output compare interrupt occurs at the end
of the current pulse. The interrupt routine has until the end of the
PWM period to write the new value.
•
When changing to a longer pulse width, enable channel x TIMA
overflow interrupts and write the new value in the TIMA overflow
interrupt routine. The TIMA overflow interrupt occurs at the end of
the current PWM period. Writing a larger value in an output
compare interrupt routine (at the end of the current pulse) could
cause two output compares to occur in the same PWM period.
MC68HC08AZ32
9-tima
MOTOROLA
Timer Interface Module A (TIMA)
253
Timer Interface Module A (TIMA)
NOTE:
Buffered PWM
signal generation
In PWM signal generation, do not program the PWM channel to toggle
on output compare. Toggling on output compare prevents reliable 0%
duty cycle generation and removes the ability of the channel to
self-correct in the event of software error or noise. Toggling on output
compare also can cause incorrect PWM signal generation when
changing the PWM pulse width to a new, much larger value.
Channels 0 and 1 can be linked to form a buffered PWM channel whose
output appears on the PTE2/TACH0 pin. The TIMA channel registers of
the linked pair alternately control the pulse width of the output.
Setting the MS0B bit in TIMA channel 0 status and control register
(TASC0) links channel 0 and channel 1. The TIMA channel 0 registers
initially control the pulse width on the PTE2/TACH0 pin. Writing to the
TIMA channel 1 registers enables the TIMA channel 1 registers to
synchronously control the pulse width at the beginning of the next PWM
period. At each subsequent overflow, the TIMA channel registers (0 or
1) that control the pulse width are the ones written to last. TASC0
controls and monitors the buffered PWM function, and TIMA channel 1
status and control register (TASC1) is unused. While the MS0B bit is set,
the channel 1 pin, PTE3/TACH1, is available as a general-purpose I/O
pin.
Channels 2 and 3 can be linked to form a buffered PWM channel whose
output appears on the PTF0/TACH2 pin. The TIMA channel registers of
the linked pair alternately control the pulse width of the output.
Setting the MS2B bit in TIMA channel 2 status and control register
(TASC2) links channel 2 and channel 3. The TIMA channel 2 registers
initially control the pulse width on the PTF0/TACH2 pin. Writing to the
TIMA channel 3 registers enables the TIMA channel 3 registers to
synchronously control the pulse width at the beginning of the next PWM
period. At each subsequent overflow, the TIMA channel registers (2 or
3) that control the pulse width are the ones written to last. TASC2
controls and monitors the buffered PWM function, and TIMA channel 3
status and control register (TASC3) is unused. While the MS2B bit is set,
the channel 3 pin, PTF1/TACH3, is available as a general-purpose I/O
pin.
MC68HC08AZ32
254
10-tima
Timer Interface Module A (TIMA)
MOTOROLA
Timer Interface Module A (TIMA)
Functional description
NOTE:
PWM initialization
In buffered PWM signal generation, do not write new pulse width values
to the currently active channel registers. Writing to the active channel
registers is the same as generating unbuffered PWM signals.
To ensure correct operation when generating unbuffered or buffered
PWM signals, use the following initialization procedure:
1. In the TIMA status and control register (TASC):
a. Stop the TIMA counter by setting the TIMA stop bit,
TSTOP.
b. Reset the TIMA counter by setting the TIMA reset bit,
TRST.
2. In the TIMA counter modulo registers
(TAMODH:TAMODL), write the value for the required PWM
period.
3. In the TIMA channel x registers (TACHxH:TACHxL), write
the value for the required pulse width.
4. In TIMA channel x status and control register (TASCx):
a. Write 0:1 (for unbuffered output compare or PWM
signals) or 1:0 (for buffered output compare or PWM
signals) to the mode select bits, MSxB:MSxA. See
Table 3.
b. Write 1 to the toggle-on-overflow bit, TOVx.
c. Write 1:0 (to clear output on compare) or 1:1 (to set
output on compare) to the edge/level select bits,
ELSxB:ELSxA. The output action on compare must
force the output to the complement of the pulse width
level. See Table 3.
NOTE:
In PWM signal generation, do not program the PWM channel to toggle
on output compare. Toggling on output compare prevents reliable 0%
duty cycle generation and removes the ability of the channel to
self-correct in the event of software error or noise. Toggling on output
compare can also cause incorrect PWM signal generation when
changing the PWM pulse width to a new, much larger value.
MC68HC08AZ32
11-tima
MOTOROLA
Timer Interface Module A (TIMA)
255
Timer Interface Module A (TIMA)
5. In the TIMA status control register (TASC), clear the TIMA
stop bit, TSTOP.
Setting MS0B links channels 0 and 1 and configures them for buffered
PWM operation. The TIMA channel 0 registers (TACH0H:TACH0L)
initially control the buffered PWM output. TIMA status control register 0
(TASCR0) controls and monitors the PWM signal from the linked
channels. MS0B takes priority over MS0A.
Setting MS2B links channels 2 and 3 and configures them for buffered
PWM operation. The TIMA channel 2 registers (TACH2H:TACH2L)
initially control the PWM output. TIMA status control register 2
(TASCR2) controls and monitors the PWM signal from the linked
channels. MS2B takes priority over MS2A.
Clearing the toggle-on-overflow bit, TOVx, inhibits output toggles on
TIMA overflows. Subsequent output compares try to force the output to
a state it is already in and have no effect. The result is a 0% duty cycle
output.
Setting the channel x maximum duty cycle bit (CHxMAX) and clearing
the TOVx bit generates a 100% duty cycle output. See TIMA channel
status and control registers (TASC0–TASC3) on page 264.
MC68HC08AZ32
256
12-tima
Timer Interface Module A (TIMA)
MOTOROLA
Timer Interface Module A (TIMA)
Interrupts
Interrupts
The following TIMA sources can generate interrupt requests:
•
TIMA overflow flag (TOF) — The TOF bit is set when the TIMA
counter value rolls over to $0000 after matching the value in the
TIMA counter modulo registers. The TIMA overflow interrupt
enable bit, TOIE, enables TIMA overflow CPU interrupt requests.
TOF and TOIE are in the TIMA status and control register.
•
TIMA channel flags (CH3F–CH0F) — The CHxF bit is set when an
input capture or output compare occurs on channel x. Channel x
TIM CPU interrupt requests are controlled by the channel x
interrupt enable bit, CHxIE. Channel x TIM CPU interrupt requests
are enabled when CHxIE= 1.
•
CHxF and CHxIE are in the TIMA channel x status and control
register.
Low-power modes
The WAIT instruction puts the MCU in low-power-consumption standby
mode.
Wait mode
The TIMA remains active after the execution of a WAIT instruction. In
wait mode the TIMA registers are not accessible by the CPU. Any
enabled CPU interrupt request from the TIMA can bring the MCU out of
wait mode.
If TIMA functions are not required during wait mode, reduce power
consumption by stopping the TIMA before executing the WAIT
instruction.
MC68HC08AZ32
13-tima
MOTOROLA
Timer Interface Module A (TIMA)
257
Timer Interface Module A (TIMA)
TIMA during break interrupts
A break interrupt stops the TIMA counter.
The system integration module (SIM) controls whether status bits in
other modules can be cleared during the break state. The BCFE bit in
the SIM break flag control register (SBFCR) enables software to clear
status bits during the break state. See SIM break flag control register
(SBFCR) on page 93.
To allow software to clear status bits during a break interrupt, write a
logic one to the BCFE bit. If a status bit is cleared during the break state,
it remains cleared when the MCU exits the break state.
To protect status bits during the break state, write a logic zero to the
BCFE bit. With BCFE at logic zero (its default state), software can read
and write I/O registers during the break state without affecting status
bits. Some status bits have a two-step read/write clearing procedure. If
software does the first step on such a bit before the break, the bit cannot
change during the break state as long as BCFE is at logic zero. After the
break, doing the second step clears the status bit.
MC68HC08AZ32
258
14-tima
Timer Interface Module A (TIMA)
MOTOROLA
Timer Interface Module A (TIMA)
I/O Signals
I/O Signals
Ports E and F each share two pins with the TIM and Port D shares one.
PTD6/TACLK is an external clock input to the TIMA prescaler. The four
TIMA channel I/O pins are PTE2/TACH0, PTE3/TACH1, PTF0/TACH2,
and PTF1/TACH3.
TIMA clock pin
(PTD6/TACLK)
PTD6/TACLK is an external clock input that can be the clock source for
the TIMA counter instead of the prescaled internal bus clock. Select the
PTD6/TACLK input by writing logic ones to the three prescaler select
bits, PS[2:0]. See TIMA status and control register (TASC) on page 260.
The minimum TACLK pulse width, TACLKLMIN or TACLKHMIN, is:
1
bus frequency
+ tSU
The maximum TCLK frequency is:
bus frequency ÷ 2
PTD6/TACLK is available as a general-purpose I/O pin when not used
as the TIMA clock input. When the PTD6/TACLK pin is the TIMA clock
input, it is an input regardless of the state of the DDRD6 bit in data
direction register D.
TIMA channel I/O
pins
(PTF1/TACH3-PTE2/
TACH0)
Each channel I/O pin is programmable independently as an input
capture pin or an output compare pin. PTF0/TACH2 and PTE3/TACH1
can be configured as buffered output compare or buffered PWM pins.
MC68HC08AZ32
15-tima
MOTOROLA
Timer Interface Module A (TIMA)
259
Timer Interface Module A (TIMA)
I/O registers
The following I/O registers control and monitor operation of the TIMA:
TIMA status and
control register
(TASC)
•
TIMA status and control register (TASC)
•
TIMA control registers (TACNTH:TACNTL)
•
TIMA counter modulo registers (TAMODH:TAMODL)
•
TIMA channel status and control registers (TASC0, TASC1,
TASC2, and TASC3)
•
TIMA channel registers (TACH0H:TACH0L, TACH1H:TACH1L,
TACH2H:TACH2L, and TACH3H:TACH3L)
The TIMA status and control register does the following:
•
Enables TIMA overflow interrupts
•
Flags TIMA overflows
•
Stops the TIMA counter
•
Resets the TIMA counter
•
Prescales the TIMA counter clock
Bit 7
TASC
$0020
Read:
6
5
TOIE
TSTOP
TOF
Write:
0
Reset:
0
4
3
0
0
2
1
Bit 0
PS2
PS1
PS0
0
0
0
TRST
0
1
0
0
= Unimplemented
Figure 3. TIMA status and control register (TASC)
MC68HC08AZ32
260
16-tima
Timer Interface Module A (TIMA)
MOTOROLA
Timer Interface Module A (TIMA)
I/O registers
TOF — TIMA Overflow Flag Bit
This read/write flag is set when the TIMA counter resets to $0000 after
reaching the modulo value programmed in the TIMA counter modulo
registers. Clear TOF by reading the TIMA status and control register
when TOF is set and then writing a logic zero to TOF. If another TIMA
overflow occurs before the clearing sequence is complete, then
writing logic zero to TOF has no effect. Therefore, a TOF interrupt
request cannot be lost due to inadvertent clearing of TOF. Reset
clears the TOF bit. Writing a logic one to TOF has no effect.
1 = TIMA counter has reached modulo value
0 = TIMA counter has not reached modulo value
TOIE — TIMA Overflow Interrupt Enable Bit
This read/write bit enables TIMA overflow interrupts when the TOF bit
becomes set. Reset clears the TOIE bit.
1 = TIMA overflow interrupts enabled
0 = TIMA overflow interrupts disabled
TSTOP — TIMA Stop Bit
This read/write bit stops the TIMA counter. Counting resumes when
TSTOP is cleared. Reset sets the TSTOP bit, stopping the TIMA
counter until software clears the TSTOP bit.
1 = TIMA counter stopped
0 = TIMA counter active
NOTE:
Do not set the TSTOP bit before entering wait mode if the TIMA is
required to exit wait mode.
TRST — TIMA Reset Bit
Setting this write-only bit resets the TIMA counter and the TIMA
prescaler. Setting TRST has no effect on any other registers.
Counting resumes from $0000. TRST is cleared automatically after
the TIMA counter is reset and always reads as logic zero. Reset
clears the TRST bit.
1 = Prescaler and TIMA counter cleared
0 = No effect
NOTE:
Setting the TSTOP and TRST bits simultaneously stops the TIMA
counter at a value of $0000.
MC68HC08AZ32
17-tima
MOTOROLA
Timer Interface Module A (TIMA)
261
Timer Interface Module A (TIMA)
PS[2:0] — Prescaler Select Bits
These read/write bits select either the PTD6/TACLK pin or one of the
seven prescaler outputs as the input to the TIMA counter as Table 2
shows. Reset clears the PS[2:0] bits.
Table 2. Prescaler selection
TIMA counter
registers
(TACNTH:TACNTL)
NOTE:
PS[2:0]
TIMA clock source
000
Internal Bus Clock ÷1
001
Internal Bus Clock ÷ 2
010
Internal Bus Clock ÷ 4
011
Internal Bus Clock ÷ 8
100
Internal Bus Clock ÷ 16
101
Internal Bus Clock ÷ 32
110
Internal Bus Clock ÷ 64
111
PTD6/TACLK
The two read-only TIMA counter registers contain the high and low bytes
of the value in the TIMA counter. Reading the high byte (TACNTH)
latches the contents of the low byte (TACNTL) into a buffer. Subsequent
reads of TACNTH do not affect the latched TACNTL value until TACNTL
is read. Reset clears the TIMA counter registers. Setting the TIMA reset
bit (TRST) also clears the TIMA counter registers
If you read TACNTH during a break interrupt, be sure to unlatch
TACNTL by reading TACNTL before exiting the break interrupt.
Otherwise, TACNTL retains the value latched during the break.
MC68HC08AZ32
262
18-tima
Timer Interface Module A (TIMA)
MOTOROLA
Timer Interface Module A (TIMA)
I/O registers
TACNTH
$0022
Read:
6
5
4
3
2
1
Bit 0
Bit15
14
13
12
11
10
9
Bit8
0
0
0
0
0
0
0
0
Bit 7
6
5
4
3
2
1
Bit 0
Bit7
6
5
4
3
2
1
Bit0
0
0
0
0
0
0
0
0
Write:
Reset:
TACNTL
$0023
Bit 7
Read:
Write:
Reset:
= Unimplemented
Figure 4. TIMA counter registers (TACNTH:TACNTL)
TIMA counter
modulo registers
(TAMODH/L)
TAMODH
$0024
The read/write TIMA modulo registers contain the modulo value for the
TIMA counter. When the TIMA counter reaches the modulo value, the
overflow flag (TOF) becomes set, and the TIMA counter resumes
counting from $0000 at the next clock. Writing to the high byte
(TAMODH) inhibits the TOF bit and overflow interrupts until the low byte
(TAMODL) is written. Reset sets the TIMA counter modulo registers.
6
5
4
3
2
1
Bit 0
Bit15
14
13
12
11
10
9
Bit8
1
1
1
1
1
1
1
1
Bit7
6
5
4
3
2
1
Bit0
Bit7
6
5
4
3
2
1
Bit0
1
1
1
1
1
1
1
1
Read:
Write:
Reset:
TAMODL
$0025
Bit 7
Read:
Write:
Reset:
Figure 5. TIMA counter modulo registers (TAMODH:TAMODL)
NOTE:
Reset the TIMA counter before writing to the TIMA counter modulo
registers.
MC68HC08AZ32
19-tima
MOTOROLA
Timer Interface Module A (TIMA)
263
Timer Interface Module A (TIMA)
TIMA channel
status and control
registers
(TASC0ÐTASC3)
Each of the TIMA channel status and control registers does the
following:
•
Flags input captures and output compares
•
Enables input capture and output compare interrupts
•
Selects input capture, output compare, or PWM operation
•
Selects high, low, or toggling output on output compare
•
Selects rising edge, falling edge, or any edge as the active input
capture trigger
•
Selects output toggling on TIMA overflow
•
Selects 100% PWM duty cycle
•
Selects buffered or unbuffered output compare/PWM operation
Bit 7
TASC0
$0026
TASC1
$0029
TASC2
$002C
TASC3
$002F
6
5
4
3
2
1
Bit 0
CH0IE
MS0B
MS0A
ELS0B
ELS0A
TOV0
CH0MAX
Read:
CH0F
Write:
0
Reset:
0
0
0
0
0
0
0
0
Bit 7
6
5
4
3
2
1
Bit 0
MS1A
ELS1B
ELS1A
TOV1
CH1MAX
Read:
CH1F
0
CH1IE
Write:
0
Reset:
0
0
0
0
0
0
0
0
Bit 7
6
5
4
3
2
1
Bit 0
CH2IE
MS2B
MS2A
ELS2B
ELS2A
TOV2
CH2MAX
Read:
CH2F
Write:
0
Reset:
0
0
0
0
0
0
0
0
Bit 7
6
5
4
3
2
1
Bit 0
MS3A
ELS3B
ELS3A
TOV3
CH3MAX
0
0
0
0
0
Read:
CH3F
0
CH3IE
Write:
0
Reset:
0
0
0
= Unimplemented
Figure 6. TIMA channel status and control registers (TASC0–TASC3)
MC68HC08AZ32
264
20-tima
Timer Interface Module A (TIMA)
MOTOROLA
Timer Interface Module A (TIMA)
I/O registers
CHxF— Channel x Flag Bit
When channel x is an input capture channel, this read/write bit is set
when an active edge occurs on the channel x pin. When channel x is
an output compare channel, CHxF is set when the value in the TIMA
counter registers matches the value in the TIMA channel x registers.
When TIM CPU interrupt requests are enabled (CHxIE = 1), clear
CHxF by reading TIMA channel x status and control register with
CHxF set and then writing a logic zero to CHxF. If another interrupt
request occurs before the clearing sequence is complete, then writing
logic zero to CHxF has no effect. Therefore, an interrupt request
cannot be lost due to inadvertent clearing of CHxF.
Reset clears the CHxF bit. Writing a logic one to CHxF has no effect.
1 = Input capture or output compare on channel x
0 = No input capture or output compare on channel x
CHxIE — Channel x Interrupt Enable Bit
This read/write bit enables TIMA CPU interrupts on channel x.
Reset clears the CHxIE bit.
1 = Channel x CPU interrupt requests enabled
0 = Channel x CPU interrupt requests disabled
MSxB — Mode Select Bit B
This read/write bit selects buffered output compare/PWM operation.
MSxB exists only in the TIMA channel 0 and TIMA channel 2 status
and control registers.
Setting MS0B disables the channel 1 status and control register and
reverts TCH1B to general-purpose I/O.
Setting MS2B disables the channel 3 status and control register and
reverts TCH3B to general-purpose I/O.
Reset clears the MSxB bit.
1 = Buffered output compare/PWM operation enabled
0 = Buffered output compare/PWM operation disabled
MC68HC08AZ32
21-tima
MOTOROLA
Timer Interface Module A (TIMA)
265
Timer Interface Module A (TIMA)
MSxA — Mode Select Bit A
When ELSxB:A ≠ 00, this read/write bit selects either input capture
operation or unbuffered output compare/PWM operation. See Table
3.
1 = Unbuffered output compare/PWM operation
0 = Input capture operation
When ELSxB:A = 00, this read/write bit selects the initial output level of
the TBCHx pin. See Table 3. Reset clears the MSxA bit.
1 = Initial output level low
0 = Initial output level high
NOTE:
Before changing a channel function by writing to the MSxB or MSxA bit,
set the TSTOP and TRST bits in the TIMA status and control register
(TASC).
ELSxB and ELSxA — Edge/Level Select Bits
When channel x is an input capture channel, these read/write bits
control the active edge-sensing logic on channel x.
When channel x is an output compare channel, ELSxB and ELSxA
control the channel x output behavior when an output compare
occurs.
When ELSxB and ELSxA are both clear, channel x is not connected
to port E, and pin PTEx/TBCHx is available as a general-purpose I/O
pin. Table 3 shows how ELSxB and ELSxA work. Reset clears the
ELSxB and ELSxA bits.
MC68HC08AZ32
266
22-tima
Timer Interface Module A (TIMA)
MOTOROLA
Timer Interface Module A (TIMA)
I/O registers
Table 3. Mode, edge, and level selection
MSxB:MSxA
ELSxB:ELSxA
X0
00
mode
configuration
Pin under Port Control; Initial Output Level High
Output Preset
X1
00
Pin under Port Control; Initial Output Level Low
00
01
Capture on Rising Edge Only
00
10
00
11
01
01
01
10
01
11
1X
01
1X
10
1X
11
NOTE:
Input Capture
Capture on Falling Edge Only
Capture on Rising or Falling Edge
Output
Compare or
PWM
Buffered Output
Compare or
Buffered PWM
Toggle Output on Compare
Clear Output on Compare
Set Output on Compare
Toggle Output on Compare
Clear Output on Compare
Set Output on Compare
Before enabling a TIMA channel register for input capture operation,
make sure that the PTE/TCHxB pin is stable for at least two bus clocks.
TOVx — Toggle-On-Overflow Bit
When channel x is an output compare channel, this read/write bit
controls the behavior of the channel x output when the TIMA counter
overflows. When channel x is an input capture channel, TOVx has no
effect. Reset clears the TOVx bit.
1 = Channel x pin toggles on TIMA counter overflow.
0 = Channel x pin does not toggle on TIMA counter overflow.
NOTE:
When TOVx is set, a TIMA counter overflow takes precedence over a
channel x output compare if both occur at the same time.
MC68HC08AZ32
23-tima
MOTOROLA
Timer Interface Module A (TIMA)
267
Timer Interface Module A (TIMA)
CHxMAX — Channel x Maximum Duty Cycle Bit
When the TOVx bit is at logic zero, setting the CHxMAX bit forces the
duty cycle of buffered and unbuffered PWM signals to 100%. As
Figure 7 shows, the CHxMAX bit takes effect in the cycle after it is set
or cleared. The output stays at the 100% duty cycle level until the
cycle after CHxMAX is cleared.
OVERFLOW
OVERFLOW
OVERFLOW
OVERFLOW
OVERFLOW
PERIOD
PTE/F/x/TACHx
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
CHxMAX
Figure 7. CHxMAX Latency
TIMA channel
registers
(TACH0H/LÐTACHH
/L)
These read/write registers contain the captured TIMA counter value of
the input capture function or the output compare value of the output
compare function. The state of the TIMA channel registers after reset is
unknown.
In input capture mode (MSxB:MSxA = 0:0), reading the high byte of the
TIMA channel x registers (TACHxH) inhibits input captures until the low
byte (TACHxL) is read.
In output compare mode (MSxB:MSxA ≠ 0:0), writing to the high byte of
the TIMA channel x registers (TACHxH) inhibits output compares until
the low byte (TACHxL) is written.
TACH0H
$0027
Bit 7
6
5
4
3
2
1
Bit 0
Bit15
14
13
12
11
10
9
Bit8
Read:
Write:
Reset:
Indeterminate after reset
Figure 8. TIMA channel registers (TACH0H/L–TACH3H/L)
MC68HC08AZ32
268
24-tima
Timer Interface Module A (TIMA)
MOTOROLA
Timer Interface Module A (TIMA)
I/O registers
TACH0L
$0028
Bit 7
6
5
4
3
2
1
Bit 0
Bit7
6
5
4
3
2
1
Bit0
Read:
Write:
Reset:
TACH1H
$002A
Indeterminate after reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit15
14
13
12
11
10
9
Bit8
Read:
Write:
Reset:
TACH1L
$002B
Indeterminate after reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit7
6
5
4
3
2
1
Bit0
Read:
Write:
Reset:
TACH2H
$002D
Indeterminate after reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit15
14
13
12
11
10
9
Bit8
Read:
Write:
Reset:
TACH2L
$002E
Indeterminate after reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit7
6
5
4
3
2
1
Bit0
Read:
Write:
Reset:
TACH3H
$0030
Indeterminate after reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit15
14
13
12
11
10
9
Bit8
Reset:
Write:
Reset:
TACH3L
$0031
Indeterminate after reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit7
6
5
4
3
2
1
Bit0
Read:
Write:
Reset:
Indeterminate after reset
Figure 8. TIMA channel registers (TACH0H/L–TACH3H/L) (Continued)
MC68HC08AZ32
25-tima
MOTOROLA
Timer Interface Module A (TIMA)
269
Timer Interface Module A (TIMA)
MC68HC08AZ32
270
26-tima
Timer Interface Module A (TIMA)
MOTOROLA
Timer Interface Module B (TIMB)
TIMB
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 272
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 272
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 273
TIMB counter prescaler. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 274
Input capture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 275
Output compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 275
Unbuffered output compare . . . . . . . . . . . . . . . . . . . . . . . . . . . 275
Buffered output compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 276
Pulse Width Modulation (PWM) . . . . . . . . . . . . . . . . . . . . . . . . . . 276
Unbuffered PWM signal generation . . . . . . . . . . . . . . . . . . . . . 278
Buffered PWM signal generation . . . . . . . . . . . . . . . . . . . . . . . 279
PWM initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 279
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 281
Low-power modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 281
WAIT mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 281
TIMB during break interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 282
I/O Signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 283
TIMB clock Pin (PTD4/TBLCK). . . . . . . . . . . . . . . . . . . . . . . . . . . 283
TIMB channel I/O pins (PTF5/TBCH1–PTF4/TBCH0) . . . . . . . . . 283
I/O Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 284
TIMB status and control register (TBSC) . . . . . . . . . . . . . . . . . . . 284
TIMB counter registers (TBCNTH:TBCNTL). . . . . . . . . . . . . . . . . 286
TIMB counter modulo registers (TBMODH:TBMOD) . . . . . . . . . . 287
TIMB channel status and control registers (TBSC0–TBSC1) . . . . 288
TIMB channel registers (TBCH0H/ L–TBCH3H/L) . . . . . . . . . . . . 292
MC68HC08AZ32
1-timb
MOTOROLA
Timer Interface Module B (TIMB)
271
Timer Interface Module B (TIMB)
Introduction
This section describes the timer interface module (TIMB). The TIMB is a
two-channel timer that provides a timing reference with input capture,
output compare, and pulse-width-modulation functions. Figure 1 is a
block diagram of the TIMB.
Features
Features of the TIMB include the following:
•
Two Input capture/output compare channels
– Rising-edge, falling-edge, or any-edge input capture trigger
– Set, clear, or toggle output compare action
•
Buffered and unbuffered Pulse Width Modulation (PWM) signal
generation
•
Programmable TIMB clock input
– Seven-frequency internal bus clock prescaler selection
– External TIMB Clock Input (4-MHz Maximum Frequency)
•
Free-running or modulo up-count operation
•
Toggle any channel pin on overflow
•
TIMB counter stop and reset bits
•
Modular architecture expandable to 8 channels
MC68HC08AZ32
272
2--timb
Timer Interface Module B (TIMB)
MOTOROLA
Timer Interface Module B (TIMB)
Functional description
Functional description
Figure 1 shows the structure of the TIMB. The central component of the
TIMB is the 16-bit TIMB counter that can operate as a free-running
counter or a modulo up-counter. The TIMB counter provides the timing
reference for the input capture and output compare functions. The TIMB
counter modulo registers, TBMODH:TBMODL, control the modulo value
of the TIMB counter. Software can read the TIMB counter value at any
time without affecting the counting sequence.
The two TIMB channels are programmable independently as input
capture or output compare channels.
MC68HC08AZ32
3-timb
MOTOROLA
Timer Interface Module B (TIMB)
273
Timer Interface Module B (TIMB)
TBCLK
PTD4/TBCLK
PRESCALER SELECT
INTERNAL
BUS CLOCK
PRESCALER
TSTOP
PS2
TRST
PS1
PS0
CANTIMCAP
16-BIT COUNTER
TOF
TOIE
INTERRUPT
LOGIC
16-BIT COMPARATOR
CANTIMCAP
TBMODH:TBMODL
TOV0
ELS0B
CHANNEL 0
ELS0A
CH0MAX
PTF2
LOGIC
PTF4/TBCH
16-BIT COMPARATOR
TBCH0H:TBCH0L
CH0F
16-BIT LATCH
CH0IE
MS0A
INTERRUPT
LOGIC
MS0B
INTERNAL BUS
TOV1
ELS1B
CHANNEL 1
ELS1A
CH1MAX
PTF3
LOGIC
PTF5/TBCH
16-BIT COMPARATOR
TBCH1H:TBCH1L
CH1F
16-BIT LATCH
MS1A
CH1IE
INTERRUPT
LOGIC
Figure 1. TIMB block diagram
TIMB counter
prescaler
The TIMB clock source can be one of the seven prescaler outputs or the
TIMB clock pin, PTD4/TBCLK. The prescaler generates seven clock
rates from the internal bus clock. The prescaler select bits, PS[2:0], in
the TIMB status and control register select the TIMB clock source.
MC68HC08AZ32
274
4-timb
Timer Interface Module B (TIMB)
MOTOROLA
Timer Interface Module B (TIMB)
Functional description
Input capture
With the input capture function, the TIMB can capture the time at which
an external event occurs. When an active edge occurs on the pin of an
input capture channel, the TIMB latches the contents of the TIMB
counter into the TIMB channel registers, TBCHxH:TBCHxL. The polarity
of the active edge is programmable. Input captures can generate
TIMB CPU interrupt requests.
Output compare
With the output compare function, the TIMB can generate a periodic
pulse with a programmable polarity, duration, and frequency. When the
counter reaches the value in the registers of an output compare channel,
the TIMB can set, clear, or toggle the channel pin. Output compares can
generate TIM CPU interrupt requests.
Unbuffered output
compare
Any output compare channel can generate unbuffered output compare
pulses as described in Output compare on page 275. The pulses are
unbuffered because changing the output compare value requires writing
the new value over the old value currently in the TIMB channel registers.
An unsynchronized write to the TIMB channel registers to change an
output compare value could cause incorrect operation for up to two
counter overflow periods. For example, writing a new value before the
counter reaches the old value but after the counter reaches the new
value prevents any compare during that counter overflow period. Also,
using a TIMB overflow interrupt routine to write a new, smaller output
compare value may cause the compare to be missed. The TIMB may
pass the new value before it is written.
Use the following methods to synchronize unbuffered changes in the
output compare value on channel x:
•
When changing to a smaller value, enable channel x output
compare interrupts and write the new value in the output compare
interrupt routine. The output compare interrupt occurs at the end
of the current output compare pulse. The interrupt routine has until
the end of the counter overflow period to write the new value.
MC68HC08AZ32
5-timb
MOTOROLA
Timer Interface Module B (TIMB)
275
Timer Interface Module B (TIMB)
•
Buffered output
compare
When changing to a larger output compare value, enable channel
x TIMB overflow interrupts and write the new value in the TIMB
overflow interrupt routine. The TIMB overflow interrupt occurs at
the end of the current counter overflow period. Writing a larger
value in an output compare interrupt routine (at the end of the
current pulse) could cause two output compares to occur in the
same counter overflow period.
Channels 0 and 1 can be linked to form a buffered output compare
channel whose output appears on the PTF4/TBCH0 pin. The TIMB
channel registers of the linked pair alternately control the output.
Setting the MS0B bit in TIMB channel 0 status and control register
(TBSC0) links channel 0 and channel 1. The output compare value in the
TIMB channel 0 registers initially controls the output on the
PTF4/TBCH0 pin. Writing to the TIMB channel 1 registers enables the
TIMB channel 1 registers to synchronously control the output after the
TIMB overflows. At each subsequent overflow, the TIMB channel
registers (0 or 1) that control the output are the ones written to last.
TBSC0 controls and monitors the buffered output compare function, and
TIMB channel 1 status and control register (TBSC1) is unused. While the
MS0B bit is set, the channel 1 pin, PTF5/TBCH1, is available as a
general-purpose I/O pin.
NOTE:
In buffered output compare operation, do not write new output compare
values to the currently active channel registers. Writing to the active
channel registers is the same as generating unbuffered output
compares.
Pulse Width
Modulation (PWM)
By using the toggle-on-overflow feature with an output compare channel,
the TIMB can generate a PWM signal. The value in the TIMB counter
modulo registers determines the period of the PWM signal. The channel
pin toggles when the counter reaches the value in the TIMB counter
modulo registers. The time between overflows is the period of the PWM
signal.
MC68HC08AZ32
276
6-timb
Timer Interface Module B (TIMB)
MOTOROLA
Timer Interface Module B (TIMB)
Functional description
As Figure 2 shows, the output compare value in the TIMB channel
registers determines the pulse width of the PWM signal. The time
between overflow and output compare is the pulse width. Program the
TIMB to clear the channel pin on output compare if the state of the PWM
pulse is logic one. Program the TIMB to set the pin if the state of the
PWM pulse is logic zero.
OVERFLOW
OVERFLOW
OVERFLOW
PERIOD
PULSE
WIDTH
PTFx/TBCHx
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
Figure 2. PWM period and pulse width
The value in the TIMB counter modulo registers and the selected
prescaler output determines the frequency of the PWM output. The
frequency of an 8-bit PWM signal is variable in 256 increments. Writing
$00FF (255) to the TIMB counter modulo registers produces a PWM
period of 256 times the internal bus clock period if the prescaler select
value is 000. See TIMB status and control register (TBSC) on page 284.
The value in the TIMB channel registers determines the pulse width of
the PWM output. The pulse width of an 8-bit PWM signal is variable in
256 increments. Writing $0080 (128) to the TIMB channel registers
produces a duty cycle of 128/256 or 50%.
MC68HC08AZ32
7-timb
MOTOROLA
Timer Interface Module B (TIMB)
277
Timer Interface Module B (TIMB)
Unbuffered PWM
signal generation
Any output compare channel can generate unbuffered PWM pulses as
described in Pulse Width Modulation (PWM) on page 276. The pulses
are unbuffered because changing the pulse width requires writing the
new pulse width value over the old value currently in the TIMB channel
registers.
An unsynchronized write to the TIMB channel registers to change a
pulse width value could cause incorrect operation for up to two PWM
periods. For example, writing a new value before the counter reaches
the old value but after the counter reaches the new value prevents any
compare during that PWM period. Also, using a TIMB overflow interrupt
routine to write a new, smaller pulse width value may cause the compare
to be missed. The TIMB may pass the new value before it is written.
Use the following methods to synchronize unbuffered changes in the
PWM pulse width on channel x:
NOTE:
•
When changing to a shorter pulse width, enable channel x output
compare interrupts and write the new value in the output compare
interrupt routine. The output compare interrupt occurs at the end
of the current pulse. The interrupt routine has until the end of the
PWM period to write the new value.
•
When changing to a longer pulse width, enable channel x TIMB
overflow interrupts and write the new value in the TIMB overflow
interrupt routine. The TIMB overflow interrupt occurs at the end of
the current PWM period. Writing a larger value in an output
compare interrupt routine (at the end of the current pulse) could
cause two output compares to occur in the same PWM period.
In PWM signal generation, do not program the PWM channel to toggle
on output compare. Toggling on output compare prevents reliable 0%
duty cycle generation and removes the ability of the channel to
self-correct in the event of software error or noise. Toggling on output
compare also can cause incorrect PWM signal generation when
changing the PWM pulse width to a new, much larger value.
MC68HC08AZ32
278
8-timb
Timer Interface Module B (TIMB)
MOTOROLA
Timer Interface Module B (TIMB)
Functional description
Buffered PWM
signal generation
Channels 0 and 1 can be linked to form a buffered PWM channel whose
output appears on the PTF4/TBCH0 pin. The TIMB channel registers of
the linked pair alternately control the pulse width of the output.
Setting the MS0B bit in TIMB channel 0 status and control register
(TBSC0) links channel 0 and channel 1. The TIMB channel 0 registers
initially control the pulse width on the PTF4/TBCH0 pin. Writing to the
TIMB channel 1 registers enables the TIMB channel 1 registers to
synchronously control the pulse width at the beginning of the next PWM
period. At each subsequent overflow, the TIMB channel registers (0 or
1) that control the pulse width are the ones written to last. TBSC0
controls and monitors the buffered PWM function, and TIMB channel 1
status and control register (TBSC1) is unused. While the MS0B bit is set,
the channel 1 pin, PTF5/TBCH1, is available as a general-purpose I/O
pin.
NOTE:
PWM initialization
In buffered PWM signal generation, do not write new pulse width values
to the currently active channel registers. Writing to the active channel
registers is the same as generating unbuffered PWM signals.
To ensure correct operation when generating unbuffered or buffered
PWM signals, use the following initialization procedure:
1. In the TIMB status and control register (TBSC):
a. Stop the TIMB counter by setting the TIMB stop bit,
TSTOP.
b. Reset the TIMB counter by setting the TIMB reset bit,
TRST.
2. In the TIMB counter modulo registers
(TBMODH:TBMODL), write the value for the required PWM
period.
3. In the TIMB channel x registers (TBCHxH:TBCHxL), write
the value for the required pulse width.
4. In TIMB channel x status and control register (TBSCx):
a. Write 0:1 (for unbuffered output compare or PWM
signals) or 1:0 (for buffered output compare or PWM
signals) to the mode select bits, MSxB:MSxA. See
Table 2.
b. Write 1 to the toggle-on-overflow bit, TOVx.
MC68HC08AZ32
9-timb
MOTOROLA
Timer Interface Module B (TIMB)
279
Timer Interface Module B (TIMB)
c. Write 1:0 (to clear output on compare) or 1:1 (to set
output on compare) to the edge/level select bits,
ELSxB:ELSxA. The output action on compare must
force the output to the complement of the pulse width
level. (See Table 2.)
NOTE:
In PWM signal generation, do not program the PWM channel to toggle
on output compare. Toggling on output compare prevents reliable 0%
duty cycle generation and removes the ability of the channel to
self-correct in the event of software error or noise. Toggling on output
compare can also cause incorrect PWM signal generation when
changing the PWM pulse width to a new, much larger value.
5. In the TIMB status control register (TBSC), clear the TIMB
stop bit, TSTOP.
Setting MS0B links channels 0 and 1 and configures them for buffered
PWM operation. The TIMB channel 0 registers (TBCH0H:TBCH0L)
initially control the buffered PWM output. TIMB status control register 0
(TBSCR0) controls and monitors the PWM signal from the linked
channels. MS0B Takes priority over MS0A.
Clearing the toggle-on-overflow bit, TOVx, inhibits output toggles on
TIMB overflows. Subsequent output compares try to force the output to
a state it is already in and have no effect. The result is a 0% duty cycle
output.
Setting the channel x maximum duty cycle bit (CHxMAX) and clearing
the TOVx bit generates a 100% duty cycle output. See TIMB channel
status and control registers (TBSC0–TBSC1) on page 288.
MC68HC08AZ32
280
10-timb
Timer Interface Module B (TIMB)
MOTOROLA
Timer Interface Module B (TIMB)
Interrupts
Interrupts
The following TIMB sources can generate interrupt requests:
•
TIMB overflow flag (TOF) — The TOF bit is set when the TIMB
counter value rolls over to $0000 after matching the value in the
TIMB counter modulo registers. The TIMB overflow interrupt
enable bit, TOIE, enables TIMB overflow CPU interrupt requests.
TOF and TOIE are in the TIMB status and control register.
•
TIMB channel flags (CH1F–CH0F) — The CHxF bit is set when an
input capture or output compare occurs on channel x. Channel x
TIM CPU interrupt requests are controlled by the channel x
interrupt enable bit, CHxIE. Channel x TIM CPU interrupt requests
are enabled when CHxIE = 1. CHxF and CHxIE are in the TIMB
channel x status and control register.
Low-power modes
The WAIT instruction puts the MCU in low-power-consumption stibnite
mode.
WAIT mode
The TIMB remains active after the execution of a WAIT instruction. In
wait mode the TIMB registers are not accessible by the CPU. Any
enabled CPU interrupt request from the TIMB can bring the MCU out of
wait mode.
If TIMB functions are not required during wait mode, reduce power
consumption by stopping the TIMB before executing the WAIT
instruction.
MC68HC08AZ32
11-timb
MOTOROLA
Timer Interface Module B (TIMB)
281
Timer Interface Module B (TIMB)
TIMB during break interrupts
A break interrupt stops the TIMB counter.
The system integration module (SIM) controls whether status bits in
other modules can be cleared during the break state. The BCFE bit in
the SIM break flag control register (SBFCR) enables software to clear
status bits during the break state. See SIM break flag control register
(SBFCR) on page 93.
To allow software to clear status bits during a break interrupt, write a
logic one to the BCFE bit. If a status bit is cleared during the break state,
it remains cleared when the MCU exits the break state.
To protect status bits during the break state, write a logic zero to the
BCFE bit. With BCFE at logic zero (its default state), software can read
and write I/O registers during the break state without affecting status
bits. Some status bits have a two-step read/write clearing procedure. If
software does the first step on such a bit before the break, the bit cannot
change during the break state as long as BCFE is at logic zero. After the
break, doing the second step clears the status bit.
MC68HC08AZ32
282
12-timb
Timer Interface Module B (TIMB)
MOTOROLA
Timer Interface Module B (TIMB)
I/O Signals
I/O Signals
Port F Shares two of its pins with the TIMB and Port D shares one.
PTD4/TBCLK is an external clock input to the TIMB prescaler. The two
TIMB channel I/O pins are PTF4/TBCH0 and PTF5/TBCH1.
TIMB clock Pin
(PTD4/TBLCK)
PTD4/TBCLK is an external clock input that can be the clock source for
the TIMB counter instead of the prescaled internal bus clock. Select the
PTD4/TBCLK input by writing logic ones to the three prescaler select
bits, PS[2:0]. See TIMB status and control register (TBSC) on page 284.
The minimum TBCLK pulse width, TBCLKLMIN or TBCLKHMIN, is:
1
bus frequency
+ tSU
The maximum TCLK frequency is:
bus frequency ÷ 2
is available as a general-purpose I/O pin when not used as the TIMB
clock input. When the PTD4/TBCLK pin is the TIMB clock input, it is an
input regardless of the state of the DDR5 bit in data direction register D.
TIMB channel I/O
pins
(PTF5/TBCH1ÐPTF4/
TBCH0)
Each channel I/O pin is programmable independently as an input
capture pin or an output compare pin. PTF5/TBCH1 and PTF4/TBCH0
can be configured as buffered output compare or buffered PWM pins.
TBCH0 has an additional source for the input capture signal i.e
CANTIMCAP. See Figure 1.
This signal is generated by the msCAN08 which generates a timer signal
whenever a valid frame has been received or transmitted. The signal is
routed into TBCH0 under the control of the Timer Link Enable (TLNKEN)
bit in the CMCR0 see 23.12.2 msCAN08 module control register
(CMCR0).
MC68HC08AZ32
13-timb
MOTOROLA
Timer Interface Module B (TIMB)
283
Timer Interface Module B (TIMB)
I/O Registers
The following I/O registers control and monitor operation of the TIM:
TIMB status and
control register
(TBSC)
•
TIMB status and control register (TBSC)
•
TIMB control registers (TBCNTH:TBCNTL)
•
TIMB counter modulo registers (TBMODH:TBMODL)
•
TIMB channel status and control registers (TBSC0 and TBSC1)
•
TIMB channel registers (TBCH0H:TBCH0L and
TBCH1H:TBCH1L)
The TIMB status and control register does the following:
•
Enables TIMB overflow interrupts
•
Flags TIMB overflows
•
Stops the TIMB counter
•
Resets the TIMB counter
•
Prescales the TIMB counter clock
MC68HC08AZ32
284
14-timb
Timer Interface Module B (TIMB)
MOTOROLA
Timer Interface Module B (TIMB)
I/O Registers
Bit 7
TBSC
$0040
Read:
6
5
TOIE
TSTOP
TOF
Write:
0
Reset:
0
4
3
0
0
2
1
Bit 0
PS2
PS1
PS0
0
0
0
TRST
0
1
0
0
= Unimplemented
Figure 3. TIMB status and control register (TBSC)
TOF — TIMB overflow flag bit
This read/write flag is set when the TIMB counter resets to $0000 after
reaching the modulo value programmed in the TIMB counter modulo
registers. Clear TOF by reading the TIMB status and control register
when TOF is set and then writing a logic zero to TOF. If another TIMB
overflow occurs before the clearing sequence is complete, then
writing logic zero to TOF has no effect. Therefore, a TOF interrupt
request cannot be lost due to inadvertent clearing of TOF. Reset
clears the TOF bit. Writing a logic one to TOF has no effect.
1 = TIMB counter has reached modulo value
0 = TIMB counter has not reached modulo value
TOIE — TIMB overflow interrupt enable bit
This read/write bit enables TIMB overflow interrupts when the TOF bit
becomes set. Reset clears the TOIE bit.
1 = TIMB overflow interrupts enabled
0 = TIMB overflow interrupts disabled
TSTOP — TIMB stop bit
This read/write bit stops the TIMB counter. Counting resumes when
TSTOP is cleared. Reset sets the TSTOP bit, stopping the TIMB
counter until software clears the TSTOP bit.
1 = TIMB counter stopped
0 = TIMB counter active
NOTE:
Do not set the TSTOP bit before entering wait mode if the TIMB is
required to exit wait mode.
MC68HC08AZ32
15-timb
MOTOROLA
Timer Interface Module B (TIMB)
285
Timer Interface Module B (TIMB)
TRST — TIMB reset bit
Setting this write-only bit resets the TIMB counter and the TIMB
prescaler. Setting TRST has no effect on any other registers.
Counting resumes from $0000. TRST is cleared automatically after
the TIMB counter is reset and always reads as logic zero. Reset
clears the TRST bit.
1 = Prescaler and TIMB counter cleared
0 = No effect
NOTE:
Setting the TSTOP and TRST bits simultaneously stops the TIMB
counter at a value of $0000.
PS[2:0] — Prescaler select bits
These read/write bits select either the PTD5 pin or one of the seven
prescaler outputs as the input to the TIMB counter as Table 1 shows.
Reset clears the PS[2:0] bits.
Table 1. Prescaler selection
TIMB counter
registers
(TBCNTH:TBCNTL)
PS[2:0]
TIMB Clock Source
000
Internal Bus Clock ÷1
001
Internal Bus Clock ÷ 2
010
Internal Bus Clock ÷ 4
011
Internal Bus Clock ÷ 8
100
Internal Bus Clock ÷ 16
101
Internal Bus Clock ÷ 32
110
Internal Bus Clock ÷ 64
111
PTD4/TBLCK
The two read-only TIMB counter registers contain the high and low bytes
of the value in the TIMB counter. Reading the high byte (TBCNTH)
latches the contents of the low byte (TBCNTL) into a buffer. Subsequent
reads of TBCNTH do not affect the latched TBCNTL value until TBCNTL
is read. Reset clears the TIMB counter registers. Setting the TIMB reset
bit (TRST) also clears the TIMB counter registers
MC68HC08AZ32
286
16-timb
Timer Interface Module B (TIMB)
MOTOROLA
Timer Interface Module B (TIMB)
I/O Registers
NOTE:
TBCNTH
$0041
If you read TBCNTH during a break interrupt, be sure to unlatch
TBCNTL by reading TBCNTL before exiting the break interrupt.
Otherwise, TBCNTL redbones the value latched during the break.
Read:
6
5
4
3
2
1
Bit 0
Bit 15
14
13
12
11
10
9
Bit 8
0
0
0
0
0
0
0
0
Bit 7
6
5
4
3
2
1
Bit 0
Bit 7
6
5
4
3
2
1
Bit 0
0
0
0
0
0
0
0
0
Write:
Reset:
TBCNTL
$0042
Bit 7
Read:
Write:
Reset:
= Unimplemented
Figure 4. TIMB counter registers (TBCNTH:TBCNTL)
TIMB counter
modulo registers
(TBMODH:TBMOD)
TBMODH
$0043
The read/write TIMB modulo registers contain the modulo value for the
TIMB counter. When the TIMB counter reaches the modulo value, the
overflow flag (TOF) becomes set, and the TIMB counter resumes
counting from $0000 at the next clock. Writing to the high byte
(TBMODH) inhibits the TOF bit and overflow interrupts until the low byte
(TBMODL) is written. Reset sets the TIMB counter modulo registers.
6
5
4
3
2
1
Bit 0
Bit 15
14
13
12
11
10
9
Bit 8
1
1
1
1
1
1
1
1
Bit 7
6
5
4
3
2
1
Bit 0
Bit 7
6
5
4
3
2
1
Bit 0
1
1
1
1
1
1
1
1
Read:
Write:
Reset:
TBMODL
$0044
Bit 7
Read:
Write:
Reset:
Figure 5. TIMB counter modulo registers (TBMODH:TBMODL)
MC68HC08AZ32
17-timb
MOTOROLA
Timer Interface Module B (TIMB)
287
Timer Interface Module B (TIMB)
NOTE:
TIMB channel
status and control
registers
(TBSC0ÐTBSC1)
Reset the TIMB counter before writing to the TIMB counter modulo
registers.
Each of the TIMB channel status and control registers does the
following:
•
Flags input captures and output compares
•
Enables input capture and output compare interrupts
•
Selects input capture, output compare, or PWM operation
•
Selects high, low, or toggling output on output compare
•
Selects rising edge, falling edge, or any edge as the active input
capture trigger
•
Selects output toggling on TIMB overflow
•
Selects 100% PWM duty cycle
•
Selects buffered or unbuffered output compare/PWM operation
Bit 7
TBSC0
$0045
TBSC1
$0048
6
5
4
3
2
1
Bit 0
CH0IE
MS0B
MS0A
ELS0B
ELS0A
TOV0
CH0MAX
Read:
CH0F
Write:
0
Reset:
0
0
0
0
0
0
0
0
Bit 7
6
5
4
3
2
1
Bit 0
MS1A
ELS1B
ELS1A
TOV1
CH1MAX
Read:
CH1F
0
CH1IE
Write:
0
Reset:
0
0
0
0
0
0
0
0
Reset:
0
0
0
0
0
0
0
0
= Unimplemented
Figure 6. TIMB channel status and control registers (TBSC0–TBSC1)
MC68HC08AZ32
288
18-timb
Timer Interface Module B (TIMB)
MOTOROLA
Timer Interface Module B (TIMB)
I/O Registers
CHxF— Channel x flag bit
When channel x is an input capture channel, this read/write bit is set
when an active edge occurs on the channel x pin. When channel x is
an output compare channel, CHxF is set when the value in the TIMB
counter registers matches the value in the TIMB channel x registers.
When TIMB CPU interrupt requests are enabled (CHxIE=1), clear
CHxF by reading TIMB channel x status and control register with
CHxF set and then writing a logic zero to CHxF. If another interrupt
request occurs before the clearing sequence is complete, then writing
logic zero to CHxF has no effect. Therefore, an interrupt request
cannot be lost due to inadvertent clearing of CHxF.
Reset clears the CHxF bit. Writing a logic one to CHxF has no effect.
1 = Input capture or output compare on channel x
0 = No input capture or output compare on channel x
CHxIE — Channel x interrupt enable bit
This read/write bit enables TIMB CPU interrupt service requests on
channel x. Reset clears the CHxIE bit.
1 = Channel x CPU interrupt requests enabled
0 = Channel x CPU interrupt requests disabled
MSxB — Mode select bit B
This read/write bit selects buffered output compare/PWM operation.
MSxB exists only in the TIMB channel 0 status and control register.
Setting MS0B disables the channel 1 status and control register and
reverts TCH1 to general-purpose I/O.
1 = Reset clears the MSxB bit.
1 = Buffered output compare/PWM operation enabled
0 = Buffered output compare/PWM operation disabled
MSxA — Mode select bit A
When ELSxB:A ≠ 00, this read/write bit selects either input capture
operation or unbuffered output compare/PWM operation. See Table
2.
1 = Unbuffered output compare/PWM operation
0 = Input capture operation
MC68HC08AZ32
19-timb
MOTOROLA
Timer Interface Module B (TIMB)
289
Timer Interface Module B (TIMB)
When ELSxB:A = 00, this read/write bit selects the initial output level
of the TCHx pin. See Table 2. Reset clears the MSxA bit.
1 = Initial output level low
0 = Initial output level high
NOTE:
Before changing a channel function by writing to the MSxB or MSxA bit,
set the TSTOP and TRST bits in the TIMB status and control register
(TSC).
ELSxB and ELSxA — Edge/level select bits
When channel x is an input capture channel, these read/write bits
control the active edge-sensing logic on channel x.
When channel x is an output compare channel, ELSxB and ELSxA
control the channel x output behavior when an output compare
occurs.
When ELSxB and ELSxA are both clear, channel x is not connected
to port F, and pin PTFx/TBCHx is available as a general-purpose I/O
pin. Table 2 shows how ELSxB and ELSxA work. Reset clears the
ELSxB and ELSxA bits.
Table 2. Mode, edge, and level selection
MSxB:MSxA
ELSxB:ELSxA
X0
00
Mode
Configuration
Pin under Port Control; Initial Output Level High
Output Preset
X1
00
Pin under Port Control; Initial Output Level Low
00
01
Capture on Rising Edge Only
00
10
00
11
01
01
01
10
01
11
1X
01
1X
10
1X
11
Input Capture
Capture on Falling Edge Only
Capture on Rising or Falling Edge
Output
Compare or
PWM
Buffered Output
Compare or
Buffered PWM
Toggle Output on Compare
Clear Output on Compare
Set Output on Compare
Toggle Output on Compare
Clear Output on Compare
Set Output on Compare
MC68HC08AZ32
290
20-timb
Timer Interface Module B (TIMB)
MOTOROLA
Timer Interface Module B (TIMB)
I/O Registers
NOTE:
Before enabling a TIMB channel register for input capture operation,
make sure that the PTFx/TBCHx pin is stable for at least two bus clocks.
TOVx — Toggle-on-overflow bit
When channel x is an output compare channel, this read/write bit
controls the behavior of the channel x output when the TIMB counter
overflows. When channel x is an input capture channel, TOVx has no
effect. Reset clears the TOVx bit.
1 = Channel x pin toggles on TIMB counter overflow.
0 = Channel x pin does not toggle on TIMB counter overflow.
NOTE:
When TOVx is set, a TIMB counter overflow Takes precedence over a
channel x output compare if both occur at the same time.
CHxMAX — Channel x maximum duty cycle bit
When the TOVx bit is at logic zero, setting the CHxMAX bit forces the
duty cycle of buffered and unbuffered PWM signals to 100%. As
Figure 7 shows, the CHxMAX bit Takes effect in the cycle after it is
set or cleared. The output stabs at the 100% duty cycle level until the
cycle after CHxMAX is cleared.
OVERFLOW
OVERFLOW
OVERFLOW
OVERFLOW
OVERFLOW
PERIOD
PTFx/TBCHx
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
CHxMAX
Figure 7. CHxMAX latency
MC68HC08AZ32
21-timb
MOTOROLA
Timer Interface Module B (TIMB)
291
Timer Interface Module B (TIMB)
TIMB channel
registers (TBCH0H/
LÐTBCH3H/L)
These read/write registers contain the captured TIMB counter value of
the input capture function or the output compare value of the output
compare function. The state of the TIMB channel registers after reset is
unknown.
In input capture mode (MSxB:MSxA = 0:0), reading the high byte of the
TIMB channel x registers (TBCHxH) inhibits input captures until the low
byte (TBCHxL) is read.
In output compare mode (MSxB:MSxA ≠ 0:0), writing to the high byte of
the TIMB channel x registers (TBCHxH) inhibits output compares until
the low byte (TBCHxL) is written.
TBCH0H
$0046
Bit 7
6
5
4
3
2
1
Bit 0
Bit 15
14
13
12
11
10
9
Bit 8
Read:
Write:
Reset:
TBCH0L
$0047
Indeterminate after reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit 7
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
TBCH1H
$0049
Indeterminate after reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit 15
14
13
12
11
10
9
Bit 8
Read:
Write:
Reset:
TBCH1L
$004A
Indeterminate after reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit 7
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
Indeterminate after reset
Figure 8. TIMB channel registers (TBCH0H/L–TBCH1H/L)
MC68HC08AZ32
292
22-timb
Timer Interface Module B (TIMB)
MOTOROLA
Programmable Interrupt Timer (PIT)
PIT
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 293
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 293
Functional Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 294
PIT counter prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 295
Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 295
WAIT mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 295
STOP mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 295
PIT during break interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 296
I/O registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 297
PIT status and control register (PSC) . . . . . . . . . . . . . . . . . . . . . . 297
PIT counter registers (PCNTH:PCNTL) . . . . . . . . . . . . . . . . . . . . 299
PIT Counter modulo registers (PMODH:PMODL) . . . . . . . . . . . . 300
Introduction
This section describes the periodic interrupt timer module (PIT). is a
block diagram of the PIT.
Features
Features of the PIT include the following:
•
Programmable PIT Clock Input
•
Free-Running or Modulo Up-Count Operation
•
PIT Counter Stop and Reset Bits
MC68HC08AZ32
1-pit
MOTOROLA
Programmable Interrupt Timer (PIT)
293
Programmable Interrupt Timer (PIT)
Functional Description
Figure 1 shows the structure of the PIT. The central component of the
PIT is the 16-bit PIT counter that can operate as a free-running counter
or a modulo up-counter. The counter provides the timing reference for
the interrupt. The PIT counter modulo registers, PMODH:PMODL, control the modulo value of the counter. Software can read the counter
value at any time without affecting the counting sequence.
INTERNAL
BUS CLOCK
PRESCALER SELECT
PRESCALER
CSTOP
PPS2
CRST
PPS1
PPS0
16-BIT COUNTER
POF
PIE
INTERRUPT
LOGIC
16-BIT COMPARATOR
PITTMODH:PITTMODL
Figure 1. PIT Block Diagram
Table 1. PIT I/O Register Summary
Register Name
Bit 7
6
5
4
1
0
PPS2
PPS1
Bit 0
Addr.
PIE
PITCounterRegister.High(PCNTH) Bit15
14
13
12
11
10
9
8
$004C
PITCounterRegister.Low(PCNTL)
6
5
4
3
2
1
0
$004D
PITCounterModuloReg.High(PMODH) Bit15
14
13
12
11
10
9
Bit8
$004E
PITCounterModuloReg.Low(PMODL)
6
5
4
3
2
1
Bit0
$004F
Bit7
MC68HC08AZ32
294
2
PITStatus/ControlRegister(PSC) POF
7
PSTOP PRST
3
PPS0 $004B
2--pit
Programmable Interrupt Timer (PIT)
MOTOROLA
Programmable Interrupt Timer (PIT)
Low-power modes
PIT counter
prescaler
The clock source can be one of the seven prescaler outputs. The prescaler generates seven clock rates from the internal bus clock. The prescaler select bits, PPS[2:0] in the status and control register select the
PIT clock source.
The value in the PIT counter modulo registers and the selected prescaler output determines the frequency of the Periodic Interrupt. The PIT
overflow flag (POF) is set when the PIT counter value rolls over to
$0000 after matching the value in the PIT counter modulo registers. The
PIT interrupt enable bit, PIE, enables PIT overflow CPU interrupt
requests. POF and PIE are in the PIT status and control register.
Low-power modes
The WAIT and STOP instructions put the MCU in low-power-consumption standby modes.
WAIT mode
The PIT remains active after the execution of a WAIT instruction. In wait
mode the PIT registers are not accessible by the CPU. Any enabled
CPU interrupt request from the PIT can bring the MCU out of wait
mode.
If PIT functions are not required during wait mode, reduce power consumption by stopping the PIT before executing the WAIT instruction.
STOP mode
The PIT is inactive after the execution of a STOP instruction. The STOP
instruction does not affect register conditions or the state of the PIT
counter. PIT operation resumes when the MCU exits stop mode after an
external interrupt.
MC68HC08AZ32
3-pit
MOTOROLA
Programmable Interrupt Timer (PIT)
295
Programmable Interrupt Timer (PIT)
PIT during break interrupts
A break interrupt stops the PIT counter.
The system integration module (SIM) controls whether status bits in
other modules can be cleared during the break state. The BCFE bit in
the SIM break flag control register (SBFCR) enables software to clear
status bits during the break state. See SIM break flag control register
(SBFCR) on page 93.
To allow software to clear status bits during a break interrupt, write a
logic one to the BCFE bit. If a status bit is cleared during the break
state, it remains cleared when the MCU exits the break state.
To protect status bits during the break state, write a logic zero to the
BCFE bit. With BCFE at logic zero (its default state), software can read
and write I/O registers during the break state without affecting status
bits. Some status bits have a two-step read/write clearing procedure. If
software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is at logic zero.
After the break, doing the second step clears the status bit.
MC68HC08AZ32
296
4-pit
Programmable Interrupt Timer (PIT)
MOTOROLA
Programmable Interrupt Timer (PIT)
I/O registers
I/O registers
The following I/O registers control and monitor operation of the PIT:
PIT status and
control register
(PSC)
•
PIT status and control register (PSC)
•
PIT counter registers (PCNTH:PCNTL)
•
PIT counter modulo registers (PMODH:PMODL)
The PIT status and control register does the following:
•
Enables PIT interrupt
•
Flags PIT overflows
•
Stops the PIT counter
•
Resets the PIT counter
•
Prescales the PIT counter clock
Bit 7
PSC
$004B
Read:
6
5
PIE
PSTOP
POF
Write:
0
Reset:
0
4
3
0
0
2
1
Bit 0
PPS2
PPS1
PPS0
0
0
0
PRST
0
1
0
0
= Unimplemented
Figure 2. PIT Status and Control Register (TSC)
MC68HC08AZ32
5-pit
MOTOROLA
Programmable Interrupt Timer (PIT)
297
Programmable Interrupt Timer (PIT)
POF — PIT overflow flag bit
This read/write flag is set when the PIT counter resets to $0000 after
reaching the modulo value programmed in the PIT counter modulo
registers. Clear POF by reading the PIT status and control register
when POF is set and then writing a logic zero to POF. If another PIT
overflow occurs before the clearing sequence is complete, then
writing logic zero to POF has no effect. Therefore, a POF interrupt
request cannot be lost due to inadvertent clearing of POF. Reset
clears the POF bit. Writing a logic one to POF has no effect.
1 = PIT counter has reached modulo value
0 = PIT counter has not reached modulo value
PIE — PIT overflow interrupt enable bit
This read/write bit enables PIT overflow interrupts when the POF bit
becomes set. Reset clears the PIE bit.
1 = PIT overflow interrupts enabled
0 = PIT overflow interrupts disabled
PSTOP — PIT STOP bit
This read/write bit stops the PIT counter. Counting resumes when
PSTOP is cleared. Reset sets the PSTOP bit, stopping the PIT
counter until software clears the PSTOP bit.
1 = PIT counter stopped
0 = PIT counter active
NOTE:
Do not set the PSTOP bit before entering wait mode if the PIT is required
to exit wait mode.
PRST — PIT reset bit
Setting this write-only bit resets the PIT counter and the PIT prescaler.
Setting PRST has no effect on any other registers. Counting resumes
from $0000. PRST is cleared automatically after the PIT counter is
reset and always reads as logic zero. Reset clears the PRST bit.
1 = Prescaler and PIT counter cleared
0 = No effect
NOTE:
Setting the PSTOP and PRST bits simultaneously stops the PIT counter
at a value of $0000.
MC68HC08AZ32
298
6-pit
Programmable Interrupt Timer (PIT)
MOTOROLA
Programmable Interrupt Timer (PIT)
I/O registers
PPS[2:0] — Prescaler select bits
These read/write bits select one of the seven prescaler outputs as the
input to the PIT counter as Table 2 shows. Reset clears the PPS[2:0]
bits.
Table 2. Prescaler selection
PIT counter
registers
(PCNTH:PCNTL)
NOTE:
PS[2:0]
PIT clock source
000
Internal Bus Clock ÷1
001
Internal Bus Clock ÷ 2
010
Internal Bus Clock ÷ 4
011
Internal Bus Clock ÷ 8
100
Internal Bus Clock ÷ 16
101
Internal Bus Clock ÷ 32
110
Internal Bus Clock ÷ 64
111
Internal Bus Clock ÷ 64
The two read-only PIT counter registers contain the high and low bytes
of the value in the PIT counter. Reading the high byte (PCNTH) latches
the contents of the low byte (PCNTL) into a buffer. Subsequent reads of
PCNTH do not affect the latched PCNTL value until PCNTL is read.
Reset clears the PIT counter registers. Setting the PIT reset bit (PRST)
also clears the PIT counter registers.
If you read PCNTH during a break interrupt, be sure to unlatch PCNTL
by reading PCNTL before exiting the break interrupt. Otherwise, PCNTL
retains the value latched during the break.
MC68HC08AZ32
7-pit
MOTOROLA
Programmable Interrupt Timer (PIT)
299
Programmable Interrupt Timer (PIT)
PCNTH
$004C
Read:
14
13
12
11
10
9
Bit 8
Bit15
14
13
12
11
10
9
Bit8
0
0
0
0
0
0
0
0
Bit7
6
5
4
3
2
1
Bit0
Bit7
6
5
4
3
2
1
Bit0
0
0
0
0
0
0
0
0
Write:
Reset:
PCNTL
$004D
Bit 15
Read:
Write:
Reset:
= Unimplemented
Figure 3. PIT counter registers (PCNTH:PCNTL)
PIT Counter
modulo registers
(PMODH:PMODL)
PMODH
$004E
The read/write PIT modulo registers contain the modulo value for the
PIT counter. When the PIT counter reaches the modulo value, the overflow flag (POF) becomes set, and the PIT counter resumes counting
from $0000 at the next clock. Writing to the high byte (PMODH) inhibits
the POF bit and overflow interrupts until the low byte (PMODL) is written. Reset sets the PIT counter modulo registers.
14
13
12
11
10
9
Bit 8
Bit15
14
13
12
11
10
9
Bit8
1
1
1
1
1
1
1
1
Bit7
6
5
4
3
2
1
Bit0
Bit7
6
5
4
3
2
1
Bit0
1
1
1
1
1
1
1
1
Read:
Write:
Reset:
PMODL
$004F
Bit 15
Read:
Write:
Reset:
Figure 4. PIT Counter modulo registers (TMODH:TMODL)
NOTE:
Reset the PIT counter before writing to the PIT counter modulo registers.
MC68HC08AZ32
300
8-pit
Programmable Interrupt Timer (PIT)
MOTOROLA
Analog-to-Digital Converter (ADC)
ADC
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 302
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 302
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 303
ADC port I/O pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 304
Voltage conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 304
Conversion time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 304
Continuous conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 305
Accuracy and precision. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 305
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 305
Low power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 306
WAIT mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 306
STOP mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 306
I/O signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 307
ADC analog power pin (VDDAREF) . . . . . . . . . . . . . . . . . . . . . . . 307
ADC analog ground pin (AVSS/VREFL) . . . . . . . . . . . . . . . . . . . . 307
ADC voltage reference pin (VREFH) . . . . . . . . . . . . . . . . . . . . . . 307
ADC voltage in (ADVIN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 307
I/O registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 308
ADC status and control register (ADSCR) . . . . . . . . . . . . . . . . . . 308
ADC data register (ADR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 311
ADC clock register (ADCLKR) . . . . . . . . . . . . . . . . . . . . . . . . . . . 311
MC68HC08AZ32
1-adc
MOTOROLA
Analog-to-Digital Converter (ADC)
301
Analog-to-Digital Converter (ADC)
Introduction
This section describes the Analog to Digital Convertor. The ADC is an
eight bit analog to digital convertor.
Features
Features of the ADC Module include the following:
•
8 channels with multiplexed input
•
Linear successive approximation
•
8 bit resolution
•
Single or continuous conversion
•
Conversion complete flag or conversion complete interrupt
•
Selectable ADC clock
MC68HC08AZ32
302
2--adc
Analog-to-Digital Converter (ADC)
MOTOROLA
Analog-to-Digital Converter (ADC)
Functional description
Functional description
Eight ADC channels are available for sampling external sources at pins
PTB7/ATD7-PTB0/ATD0. An analog multiplexer allows the single ADC
converter to select one of eight ADC channels as ADC Voltage IN
(ADCVIN). ADCVIN is converted by the successive approximation
register based counter. When the conversion is completed, ADC places
the result in the ADC data register and sets a flag or generates an
interrupt. See Figure 1.
NOTE:
DMA section and associated functions are only valid if the MCU has a
DMA module.
INTERNAL
DATA BUS
READ DDRB
WRITE DDRB
DISABLE
DDRBx
RESET
WRITE PTB
PTBx
PTBx
(ADC Channel x)
READ PTB/PTD
DISABLE
ADC DATA REGISTER
CONVERSION
INTERRUPT COMPLETE
LOGIC
AIEN
ADC VOLTAGE IN
ADCH[4:0]
(ADVIN)
CHANNEL
SELECT
ADC
COCO/IDMAS
ADC CLOCK
CGMXCLK
BUS CLOCK
CLOCK
GENERATOR
ADIV[2:0]
ADICLK
Figure 1. ADC block diagram
MC68HC08AZ32
3-adc
MOTOROLA
Analog-to-Digital Converter (ADC)
303
Analog-to-Digital Converter (ADC)
ADC port I/O pins
PTB7/ATD7-PTB0/ATD0 are general purpose I/O pins that shares with
the ADC channels.
The Channel select bits define which ADC channel/port pin will be used
as the input signal. The ADC overrides the port I/O logic by forcing that
pin as input to the ADC. The remaining ADC channels/port pins are
controlled by the port I/O logic and can be used as general purpose I/O.
Writes to the port register or DDR will not have any affect on the port pin
that is selected by the ADC. Read of a port pin which is in use by the
ADC will return a logic zero.
Voltage
conversion
When the input voltage to the ADC equals to VREFH, the ADC converts
the signal to $FF (full scale). If the input voltage equals to AVSS/VREFL,
the ADC converts it to $00. Input voltages between VREFH and
AVSS/VREFL is a straight-line linear conversion. All other input voltages
will result in $FF if greater than VREFH and $00 if less than
AVSS/VREFL.
NOTE:
Conversion time
Input voltage should not exceed the analog supply voltages.
Conversion starts after a write to the ADSCR. Conversion time in terms
of the number of bus cycles is a function of oscillator frequency, bus
frequency, and ADIV prescaler bits. For example, with oscillator
frequency of 4MHz, bus frequency of 8MHz and ADC clock frequency of
1MHz, one conversion will take between 16 ADC and 17 ADC clock
cycles or between 16 and 17 µs in this case. There will be 128 bus cycles
between each conversion. Sample rate is approximately 60kHz.
Conversion time =
16-17 ADC cycles
ADC frequency
# Bus cycles = Conversion time x Bus frequency
MC68HC08AZ32
304
4-adc
Analog-to-Digital Converter (ADC)
MOTOROLA
Analog-to-Digital Converter (ADC)
Interrupts
Continuous
conversion
In the continuous conversion mode, the ADC Data Register will be filled
with new data after each conversion. Data from the previous conversion
will be overwritten whether that data has been read or not. Conversions
will continue until the ADCO bit is cleared. The COCO bit is set after the
first conversion and will stay set for the next several conversions until the
next write of the ADC status and control register or the next read of the
ADC data register.
Accuracy and
precision
The conversion process is monotonic and has no missing codes. See
Accuracy and precision on page 305, for accuracy information.
Interrupts
When the AIEN bit is set, the ADC module is capable of generating either
CPU or DMA interrupts after each ADC conversion. A CPU interrupt is
generated if the COCO/IDMAS bit is at logic zero. If COCO/IDMAS bit is
set, a DMA interrupt is generated. The COCO/IDMAS bit is not used as
a conversion complete flag when interrupts are enabled.
MC68HC08AZ32
5-adc
MOTOROLA
Analog-to-Digital Converter (ADC)
305
Analog-to-Digital Converter (ADC)
Low power modes
The WAIT and STOP instruction can put the MCU in low power
consumption standby modes.
WAIT mode
The ADC continues normal operation during WAIT mode. Any enabled
CPU interrupt request from the ADC can bring the MCU out of wait
mode. If the ADC is not required to bring the MCU out of wait mode,
power down the ADC by setting ADCH[4:0] bits in the ADC Status and
Control Register before executing the WAIT instruction.
STOP mode
The ADC module is inactive after the execution of a STOP instruction.
Any pending conversion is aborted. ADC conversions resume when the
MCU exits stop mode after an external interrupt. Allow one conversion
cycle to stabilize the analog circuitry.
MC68HC08AZ32
306
6-adc
Analog-to-Digital Converter (ADC)
MOTOROLA
Analog-to-Digital Converter (ADC)
I/O signals
I/O signals
The ADC module has eight I/O that are shared with Port B.
ADC analog
power pin
(VDDAREF)
NOTE:
The ADC analog portion uses as its power pin. Connect the VDDAREF pin
to the same voltage potential as VDD. External filtering may be necessary
to ensure clean VDDAREF for good results.
Route VDDAREF carefully for maximum noise immunity and place bypass
capacitors as close as possible to the package.
ADC analog
ground pin
(AVSS/VREFL)
The ADC analog portion uses AVSS/VREFL as its ground pin. Connect
ADC voltage
reference pin
(VREFH)
VREFH is the reference voltage for the ADC.
ADC voltage in
(ADVIN)
ADVIN is the input voltage signal from one of the eight ADC channels to
the ADC module.
the AVSS/VREFL pin to the same voltage potential as VSS.
MC68HC08AZ32
7-adc
MOTOROLA
Analog-to-Digital Converter (ADC)
307
Analog-to-Digital Converter (ADC)
I/O registers
The following I/O registers control and monitor operation of the ADC:
ADC status and
control register
(ADSCR)
•
ADC status and control register (ADSCR)
•
ADC data register (ADR)
•
ADC clock register (ADCLK)
The following paragraphs describe the function of the ADC Status and
Control Register.
Bit 7
ADSCR
$0038
6
5
4
3
2
1
Bit 0
AIEN
ADCO
CH4
CH3
CH2
CH1
CH0
0
0
1
1
1
1
1
Read:
COCO/
Write: IDMAS
Reset:
0
Figure 2. ADC status and control register
COCO/IDMAS - Conversions complete/interrupt DMA select
When AIEN bit is a logic zero, the COCO/IDMAS is a read only bit
which is set each time a conversion is completed except in the
continuous conversion mode where it is set after the first conversion.
This bit is cleared whenever the ADC Status and Control Register is
written or whenever the ADC Data Register is read.
If AIEN bit is a logic one, the COCO/IDMAS is a read/write bit which
selects either CPU or DMA to service the ADC interrupt request.
Reset clears this bit.
1 = conversion completed (AIEN=0) / DMA interrupt (AIEN=1)
0 = conversion not completed (AIEN=0) / CPU interrupt (AIEN=1)
MC68HC08AZ32
308
8-adc
Analog-to-Digital Converter (ADC)
MOTOROLA
Analog-to-Digital Converter (ADC)
I/O registers
AIEN - ADC interrupt enable
When this bit is set, an interrupt is generated at the end of an ADC
conversion. The interrupt signal is cleared when the Data Register is
read or the Status/Control register is written. Reset clears AIEN bit.
1 = ADC Interrupt enabled
0 = ADC Interrupt disabled
ADCO - ADC continuous conversion
When set, the ADC will continuously convert samples and update the
ADR register at the end of each conversion. Only one conversion is
allowed when this bit is cleared. Reset clears the ADCO bit.
1 = continuous ADC conversion
0 = one ADC conversion
ADCH[4:0] - ADC channel select bits
ADCH4, ADCH3, ADCH2, ADCH1, and ADCH0 form a 5-bit field
which is used to select one of eight ADC channels. The eight
channels are detailed in the following table. Care should be taken
when using a port pin as both an analog and digital input
simultaneously to prevent switching noise from corrupting the analog
signal. See Table 1.
The ADC subsystem is turned off when the channel select bits are all
set to one. This feature allows for reduced power consumption for the
MCU when the ADC is not used.
NOTE:
Recovery from the disabled state requires one conversion cycle to
stabilize.
The voltage levels supplied from internal reference nodes as
specified in the table are used to verify the operation of the ADC
converter both in production test and for user applications.
MC68HC08AZ32
9-adc
MOTOROLA
Analog-to-Digital Converter (ADC)
309
Analog-to-Digital Converter (ADC)
Table 1. Mux channel select
ADCH4
ADCH3
ADCH2
ADCH1
ADCH0
Input Select
0
0
0
0
0
PTB0/ATD0
0
0
0
0
1
PTB1/ATD1
0
0
0
1
0
PTB2/ATD2
0
0
0
1
1
PTB3/ATD3
0
0
1
0
0
PTB4/ATD4
0
0
1
0
1
PTB5/ATD5
0
0
1
1
0
PTB6/ATD6
0
0
1
1
1
PTB7/ATD7
0
1
0
0
0
Unused
0
1
0
0
1
Unused
0
1
0
1
0
Unused
0
1
0
1
1
Unused
0
1
1
0
0
Unused
0
1
1
0
1
Unused
0
1
1
1
0
Unused
0
1
1
1
1
Unused
1
0
0
0
0
Unused*
↓
↓
↓
↓
↓
↓
1
1
0
1
0
Unused*
* If any unused channels are selected, the resulting ADC conversion
will be unknown.
MC68HC08AZ32
310
10-adc
Analog-to-Digital Converter (ADC)
MOTOROLA
Analog-to-Digital Converter (ADC)
I/O registers
ADC data register
(ADR)
ADR
$0039
One 8-bit result register is provided. This register is updated each time
an ADC conversion completes.
Read:
Bit 7
6
5
4
3
2
1
Bit 0
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
0
0
0
0
0
0
0
0
Write:
Reset:
= Unimplemented
Figure 3. ADC data register
ADC clock register
(ADCLKR)
ADCLK
$003A
This register selects the clock frequency for the ADC
Bit 7
6
5
4
ADIV2
ADIV1
ADIV0
ADICLK
0
0
0
0
Read:
3
2
1
Bit 0
0
0
0
0
0
0
0
0
Write:
Reset:
= Unimplemented
Figure 4. ADC clock register
ADIV2:ADIV0 - ADC clock prescaler bits
ADIV2, ADIV1and ADIV0 form a 3-bit field which selects the divide
ratio used by the ADC to generate the internal ADC clock. Table 2
shows the available clock configurations. The ADC clock should be
set to approximately 1MHz.
cgmxclk or bus frequency
1MHz =
ADIV [2:0]
MC68HC08AZ32
11-adc
MOTOROLA
Analog-to-Digital Converter (ADC)
311
Analog-to-Digital Converter (ADC)
Table 2. ADC clock divide ratio
ADIV2
ADIV1
ADIV0
ADC Clock Rate
0
0
0
ADC input clock /1
0
0
1
ADC input clock / 2
0
1
0
ADC input clock / 4
0
1
1
ADC input clock / 8
1
X
X
ADC input clock / 16
X = don’t care
ADICLK - ADC input clock select
ADICLK selects either bus clock or cgmxclk as the input clock source
to generate the internal ADC clock. Reset selects cgmxclk as the ADC
clock source.
If the external clock (cgmxclk) is equal or greater than 1MHz, cgmxclk
can be used as the clock source for the ADC. If cgmxclk is less than
1MHz, use the PLL generated bus clock as the clock source. As long
as the internal ADC clock is at approximately 1MHz, correct operation
can be guaranteed. See Conversion time on page 304.
1 = Internal bus clock
0 = External clock (cgmxclk)
MC68HC08AZ32
312
12-adc
Analog-to-Digital Converter (ADC)
MOTOROLA
Keyboard Module (KB)
Keyboard Module
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 313
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 313
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 314
I/O Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 318
Keyboard status and control register (KBSCR) . . . . . . . . . . . . . . 318
Keyboard interrupt enable register (KBIER) . . . . . . . . . . . . . . . . . 319
Keyboard module during break interrupts . . . . . . . . . . . . . . . . . . . . . 320
Introduction
The keyboard module provides five independently maskable external
interrupt pins.
Features
Features of the keyboard module include the following:
•
Five Keyboard Interrupt Pins and Interrupt Masks
•
Selectable triggering sensitivity
MC68HC08AZ32
1-kbd
MOTOROLA
Keyboard Module (KB)
313
Keyboard Module (KB)
Functional description
Writing to the KBIE4–KBIE0 bits in the keyboard interrupt enable register
independently enables or disables each port G or port H pin as a
keyboard interrupt pin. Enabling a keyboard interrupt pin also enables its
pull-up device. A logic zero applied to a keyboard interrupt pin can latch
a keyboard interrupt request.
The keyboard interrupt latch becomes set when one or more keyboard
pins goes low after all were high. The MODEK bit in the keyboard status
and control register controls the triggering sensitivity of the keyboard
interrupt latch.
•
If the keyboard interrupt latch is edge-sensitive only, a falling edge
on a keyboard pin does not latch an interrupt request if another
keyboard pin is already low. To prevent losing an interrupt request
on one pin because another pin is still low, software can disable
the former pin while it is low.
•
If the keyboard interrupt latch is edge- and level-sensitive, an
interrupt request is latched as long as any keyboard pin is low..
MC68HC08AZ32
314
2--kbd
Keyboard Module (KB)
MOTOROLA
3-kbd
MOTOROLA
INTERNALBUS
VECTORFETCH
DECODER
PTG4/KBD
VDD
To pullup enable
ACKK
D
CLR
Q
SYNCHRONIZER
CK
KB4IE
KEYBOARD
INTERRUPTLATCH
PTG0/KBD
To pullup enable
KEYBOARD
INTERRUPT
REQUEST
IMASKK
MODEK
Keyboard Module (KB)
KB0IE
Figure 5. Keyboard module block diagram
Table 1. KB I/O register summary
Register Name
Keyboard Status/Control R:
Register (KBSCR) W:
Reset
315
MC68HC08AZ32
Reset
6
5
4
3
2
0
0
0
0
KEYF
0
0
0
0
0
0
0
0
0
0
0
0
1
Bit 0
Addr.
IMASK MODE
$001B
K
K
ACKK
0
0
0
KB4IE KB3IE KB2IE KB1IE KB0IE $0021
= Unimplemented
0
0
0
0
0
Keyboard Module (KB)
Functional description
Keyboard Interrupt Control R:
Register (KBICR) W:
Bit 7
Keyboard Module (KB)
The MODEK bit in the keyboard status and control register controls the
triggering sensitivity of the keyboard interrupt latch. If the MODEK bit is
set, the keyboard interrupt pins are both falling-edge- and
low-level-sensitive, and both of the following actions must occur to clear
the keyboard interrupt latch:
•
Vector fetch or software clear — A vector fetch generates an
interrupt acknowledge signal to clear the latch. Software may
generate the interrupt acknowledge signal by writing a logic one to
the ACKK bit in the keyboard status and control register (KBSCR).
The ACKK bit is useful in applications that poll the keyboard
interrupt pins and require software to clear the keyboard interrupt
latch. Writing to the ACKK bit can also prevent spurious interrupts
due to noise. Setting ACKK does not affect subsequent transitions
on the keyboard interrupt pins. A falling edge that occurs after
writing to the ACKK bit latches another interrupt request. If the
keyboard interrupt mask bit, IMASKK, is clear, the CPU loads the
program counter with the vector address at locations $FFD2 and
$FFD3.
•
Return of all enabled keyboard interrupt pins to logic one — As
long as any enabled keyboard interrupt pin is at logic zero, the
keyboard interrupt latch remains set.
The vector fetch or software clear and the return of all enabled keyboard
interrupt pins to logic one may occur in any order. The interrupt request
remains pending as long as any enabled keyboard interrupt pin is at
logic zero.
If the MODEK bit is clear, the keyboard interrupt pin is
falling-edge-sensitive only. With MODEK clear, a vector fetch or
software clear immediately clears the keyboard interrupt latch.
Reset clears the keyboard interrupt latch and the MODEK bit, clearing
the interrupt request even if a keyboard interrupt pin stays at logic zero.
MC68HC08AZ32
316
4-kbd
Keyboard Module (KB)
MOTOROLA
Keyboard Module (KB)
Functional description
The keyboard flag bit (KEYF) in the keyboard status and control register
can be used to see if a pending interrupt exists. The KEYF bit is not
affected by the keyboard interrupt mask bit (IMASKK) which makes it
useful in applications where polling is preferred.
To determine the logic level on a keyboard interrupt pin, use the data
direction register to configure the pin as an input and read the data
register.
NOTE:
Setting a keyboard interrupt enable bit (KBxIE) forces the corresponding
keyboard interrupt pin to be an input, overriding the data direction
register. However, the data direction register bit must be a logic zero for
software to read the pin.
MC68HC08AZ32
5-kbd
MOTOROLA
Keyboard Module (KB)
317
Keyboard Module (KB)
I/O Registers
The following registers control and monitor operation of the keyboard
module:
Keyboard status
and control
register (KBSCR)
KBSCR
$001B
•
Keyboard status and control register (KBSCR)
•
Keyboard interrupt enable register (KBIER)
The keyboard status and control register performs the following
functions:
•
Flags keyboard interrupt requests
•
Acknowledges keyboard interrupt requests
•
Masks keyboard interrupt requests
•
Controls keyboard latch triggering sensitivity
Read:
Bit 7
6
5
4
3
2
0
0
0
0
KEYF
0
1
Bit 0
IMASKK MODEK
ACKK
Write:
Reset:
0
0
0
0
0
0
0
0
= Unimplemented
Figure 6. Keyboard status and control register (KBSCR)
Bits 7–4 — Not used
These read-only bits always read as logic zeros.
KEYF — Keyboard flag bit
This read-only bit is set when a keyboard interrupt is pending. Reset
clears the KEYF bit.
1 = Keyboard interrupt pending
0 = No keyboard interrupt pending
MC68HC08AZ32
318
6-kbd
Keyboard Module (KB)
MOTOROLA
Keyboard Module (KB)
I/O Registers
ACKK — Keyboard acknowledge bit
Writing a logic one to this read/write bit clears the keyboard interrupt
latch. ACKK always reads as logic zero. Reset clears ACKK.
IMASKK — Keyboard interrupt mask bit
Writing a logic one to this read/write bit prevents the output of the
keyboard interrupt mask from generating interrupt requests. Reset
clears the IMASKK bit.
1 = Keyboard interrupt requests disabled
0 = Keyboard interrupt requests enabled
MODEK — Keyboard triggering sensitivity bit
This read/write bit controls the triggering sensitivity of the keyboard
interrupt pins. Reset clears MODEK.
1 = Keyboard interrupt requests on falling edges and low levels
0 = Keyboard interrupt requests on falling edges only
Keyboard interrupt
enable register
(KBIER)
KBIER
$0021
The keyboard interrupt enable register enables or disables each port G
or port H pin to operate as a keyboard interrupt pin.
Read:
Bit 7
6
5
0
0
0
4
3
2
1
Bit 0
KBIE4
KBIE3
KBIE2
KBIE1
KBIE0
0
0
0
0
0
Write:
Reset
0
0
0
= Unimplemented
Figure 7. Keyboard interrupt enable register (KBIER)
KBIE4:KBIE0 — Keyboard interrupt enable bits
Each of these read/write bits enables the corresponding keyboard
interrupt pin to latch interrupt requests. Reset clears the keyboard
interrupt enable register.
1 = Pin enabled as keyboard interrupt pin
0 = Pin not enabled as keyboard interrupt pin
MC68HC08AZ32
7-kbd
MOTOROLA
Keyboard Module (KB)
319
Keyboard Module (KB)
Keyboard module during break interrupts
The system integration module (SIM) controls whether the keyboard
interrupt latch can be cleared during the break state. The BCFE bit in the
SIM break flag control register (SBFCR) enables software to clear the
latch during the break state.
To allow software to clear the keyboard interrupt latch during a break
interrupt, write a logic one to the BCFE bit. If a latch is cleared during the
break state, it remains cleared when the MCU exits the break state.
To protect the latch during the break state, write a logic zero to the BCFE
bit. With BCFE at logic zero (its default state), writing during the break
state to the keyboard acknowledge bit (ACKK) in the keyboard status
and control register has no effect. See Keyboard status and control
register (KBSCR) on page 318.
MC68HC08AZ32
320
8-kbd
Keyboard Module (KB)
MOTOROLA
I/O Ports
I/O Ports
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 322
Port A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 323
Port A Data Register (PTA). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 323
Data direction register A (DDRA) . . . . . . . . . . . . . . . . . . . . . . . . . 323
Port B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 325
Port B data register (PTB). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 325
Data direction register B (DDRB) . . . . . . . . . . . . . . . . . . . . . . . . . 326
Port C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 328
Port C data register (PTC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 328
Data direction register C (DDRC) . . . . . . . . . . . . . . . . . . . . . . . . . 329
Port D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 331
Port D data register (PTD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 331
Data direction register D (DDRD) . . . . . . . . . . . . . . . . . . . . . . . . . 332
Port E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 334
Port E data register (PTE). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 334
Data direction register E (DDRE) . . . . . . . . . . . . . . . . . . . . . . . . . 336
Port F . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 338
Port F data register (PTF) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 338
Data direction register F (DDRF) . . . . . . . . . . . . . . . . . . . . . . . . . 339
Port G . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 341
Port G data register (PTG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 341
Data direction register G (DDRG) . . . . . . . . . . . . . . . . . . . . . . . . . 342
Port H . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 344
Port H data register (PTH) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 344
Data direction register H (DDRH) . . . . . . . . . . . . . . . . . . . . . . . . . 345
MC68HC08AZ32
1-io
MOTOROLA
I/O Ports
321
I/O Ports
Introduction
Forty-nine bidirectional input-output (I/O) pins form eight parallel ports.
All I/O pins are programmable as inputs or outputs.
NOTE:
Connect any unused I/O pins to an appropriate logic level, either VDD or
VSS. Although the I/O ports do not require termination for proper
operation, termination reduces excess current consumption and the
possibility of electrostatic damage.
Table 1. I/O port register summary
Register Name
Bit 7
6
5
4
3
2
1
PortADataRegister(PTA)
PTA7
PTA6
PTA5
PTA4
PTA3
PTA2
PTA1
PTA0 $0000
PortBDataRegister(PTB)
PTB7
PTB6
PTB5
PTB4
PTB3
PTB2
PTB1
PTB0 $0001
PortCDataRegister(PTC)
0
0
PTC5
PTC4
PTC3
PTC2
PTC1
PTC0 $0002
PTD6
PTD5
PTD4
PTD3
PTD2
PTD1
PTD0 $0003
PortDDataRegister(PTD) PTD7
Bit 0
Addr.
DataDirectionRegisterA(DDRA) DDRA7 DDRA6 DDRA5 DDRA4 DDRA3 DDRA2 DDRA1 DDRA0 $0004
DataDirectionRegisterB(DDRB) DDRB7 DDRB6 DDRB5 DDRB4 DDRB3 DDRB2 DDRB1 DDRB0 $0005
DataDirectionRegisterC(DDRC) MCLKEN
0
DDRC5 DDRC4 DDRC3 DDRC2 DDRC1 DDRC0 $0006
DataDirectionRegisterD(DDRD) DDRD7 DDRD6 DDRD5 DDRD4 DDRD3 DDR2 DDRD1 DDRD0 $0007
PortEDataRegister(PTE)
PTE7
PTE6
PTE5
PTE4
PTE3
PTE2
PTE1
PTE0 $0008
PortFDataRegister(PTF)
0
PTF6
PTF5
PTF4
PTF3
PTF2
PTF1
PTF0 $0009
PortGDataRegister(PTG)
0
0
0
0
0
PTG2
PTG1
PTG0 $000A
PortHDataRegister(PTH)
0
0
0
0
0
0
PTH1
PTH0 $000B
DataDirectionRegisterE(DDRE) DDRE7 DDRE6 DDRE5 DDRE4 DDRE3 DDRE2 DDRE1 DDRE0 $000C
DataDirectionRegisterF(DDRF)
0
DDRF6 DDRF5 DDRF4 DDRF3 DDRF2 DDRF1 DDRF0 $000D
DataDirectionRegisterG(DDRG)
0
0
0
0
0
DataDirectionRegisterH(DDRH)
0
0
0
0
0
MC68HC08AZ32
322
DDRG2 DDRG1 DDRG0 $000E
0
DDRH1 DDRH0 $000F
2--io
I/O Ports
MOTOROLA
I/O Ports
Port A
Port A
Port A is an 8-bit general-purpose bidirectional I/O port.
Port A Data
Register (PTA)
PTA
$0000
The port A data register contains a data latch for each of the eight port
A pins.
Bit 7
6
5
4
3
2
1
Bit 0
PTA7
PTA6
PTA5
PTA4
PTA3
PTA2
PTA1
PTA0
Read:
Write:
Reset:
Unaffected by reset
Figure 1. Port A data register (PTA)
PTA[7:0] — Port A Data Bits
These read/write bits are software programmable. Data direction of
each port A pin is under the control of the corresponding bit in data
direction register A. Reset has no effect on port A data.
Data direction
register A (DDRA)
DDRA
$0004
Data direction register A determines whether each port A pin is an input
or an output. Writing a logic one to a DDRA bit enables the output buffer
for the corresponding port A pin; a logic zero disables the output buffer.
Bit 7
6
5
4
3
2
1
Bit 0
DDRA7
DDRA6
DDRA5
DDRA4
DDRA3
DDRA2
DDRA1
DDRA0
0
0
0
0
0
0
0
0
Read:
Write:
Reset:
Figure 2 Data direction register A (DDRA)
DDRA[7:0] — Data direction register A Bits
These read/write bits control port A data direction. Reset clears
DDRA[7:0], configuring all port A pins as inputs.
1 = Corresponding port A pin configured as output
0 = Corresponding port A pin configured as input
MC68HC08AZ32
3-io
MOTOROLA
I/O Ports
323
I/O Ports
NOTE:
Avoid glitches on port A pins by writing to the port A data register before
changing data direction register A bits from 0 to 1.
Figure 3 shows the port A I/O logic.
INTERNAL DATA BUS
READ DDRA ($0004)
WRITE DDRA ($0004)
DDRAx
RESET
WRITE PTA ($0000)
PTAx
PTAx
READ PTA ($0000)
Figure 3. Port A I/O Circuit
When bit DDRAx is a logic one, reading address $0000 reads the PTAx
data latch. When bit DDRAx is a logic zero, reading address $0000
reads the voltage level on the pin. The data latch can always be written,
regardless of the state of its data direction bit. Table 2 summarizes the
operation of the port A pins.
Table 2. Port A pin functions
DDRA Bit
PTA Bit
I/O Pin Mode
Accesses to
DDRA
Accesses to PTA
Read/Write
Read
Write
0
X(1)
Input, Hi-Z(2)
DDRA[7:0]
Pin
PTA[7:0](3)
1
X
Output
DDRA[7:0]
PTA[7:0]
PTA[7:0]
1. X = don’t care
2. Hi-Z = high impedance
3. Writing affects data register, but does not affect input.
MC68HC08AZ32
324
4-io
I/O Ports
MOTOROLA
I/O Ports
Port B
Port B
Port B is an 8-bit special function port that shares all of its pins with the
analog to digital convertor.
Port B data register
(PTB)
PTB
$0001
The port B data register contains a data latch for each of the eight port
B pins.
Bit 7
6
5
4
3
2
1
Bit 0
PTB7
PTB6
PTB5
PTB4
PTB3
PTB2
PTB1
PTB0
ATD2
ATD1
ATD0
Read:
Write:
Reset:
ALTERNATE
FUNCTIONS
Unaffected by reset
ATD7
ATD6
ATD5
ATD4
ATD3
Figure 4. Port B data register (PTB)
PTB[7:0] — Port B data bits
These read/write bits are software programmable. Data direction of
each port B pin is under the control of the corresponding bit in data
direction register B. Reset has no effect on port B data.
ATD[7:0] — ADC channels
NOTE:
PTB7/ATD7- PTB0/ATD0 are eight analog to digital convertor channels.
The ADC channel select bits, CH[4:0], determine whether the
PTB7/ATD7- PTB0/ATD0 pins are ADC channels or general-purpose
I/O pins. If an ADC channel is selected and a read of this corresponding
bit in the port B data register occurs, the data will be zero if the data
direction for this bit is programmed as an input. Otherwise, the data will
reflect the value in the data latch. Data direction register B (DDRB) does
not affect the data direction of port B pins that are being used by the
ADC. However, the DDRB bits always determine whether reading port B
returns the states of the latches or logic 0.
MC68HC08AZ32
5-io
MOTOROLA
I/O Ports
325
I/O Ports
Data direction
register B (DDRB)
DDRB
$0005
Data direction register B determines whether each port B pin is an input
or an output. Writing a logic one to a DDRB bit enables the output buffer
for the corresponding port B pin; a logic zero disables the output buffer.
Bit 7
6
5
4
3
2
1
Bit 0
DDRB7
DDRB6
DDRB5
DDRB4
DDRB3
DDRB2
DDRB1
DDRB0
0
0
0
0
0
0
0
0
Read:
Write:
Reset:
Figure 5. Data direction register B (DDRB)
DDRB[7:0] — Data direction register B Bits
These read/write bits control port B data direction. Reset clears
DDRB[7:0], configuring all port B pins as inputs.
1 = Corresponding port B pin configured as output
0 = Corresponding port B pin configured as input
NOTE:
Avoid glitches on port B pins by writing to the port B data register before
changing data direction register B bits from 0 to 1.
Figure 6 shows the port B I/O logic.
INTERNAL DATA BUS
READ DDRB ($0005)
WRITE DDRB ($0005)
RESET
DDRBx
WRITE PTB ($0001)
PTBx
PTBx
READ PTB ($0001)
Figure 6. Port B I/O circuit
MC68HC08AZ32
326
6-io
I/O Ports
MOTOROLA
I/O Ports
Port B
When bit DDRBx is a logic one, reading address $0001 reads the PTBx
data latch. When bit DDRBx is a logic zero, reading address $0001
reads the voltage level on the pin. The data latch can always be written,
regardless of the state of its data direction bit. Table 3 summarizes the
operation of the port B pins.
Table 3. Port B pin functions
DDRB Bit
PTB Bit
I/O Pin Mode
Accesses to
DDRB
Accesses to PTB
Read/Write
Read
Write
0
X(1)
Input, Hi-Z(2)
DDRB[7:0]
Pin
PTB[7:0](3)
1
X
Output
DDRB[7:0]
PTB[7:0]
PTB[7:0]
1. X = don’t care
2. Hi-Z = high impedance
3. Writing affects data register, but does not affect input.
MC68HC08AZ32
7-io
MOTOROLA
I/O Ports
327
I/O Ports
Port C
Port C is a 6-bit general-purpose bidirectional I/O port.
Port C data
register (PTC)
PTC
$0002
The port C data register contains a data latch for each of the six port C
pins.
Read:
Bit 7
6
0
0
5
4
3
2
1
Bit 0
PTC5
PTC4
PTC3
PTC2
PTC1
PTC0
Write:
Reset:
Unaffected by reset
ALTERNATE
FUNCTIONS
MCLK
= Unimplemented
Figure 7. Port C data register (PTC)
PTC[5:0] — Port C data bits
These read/write bits are software-programmable. Data direction of
each port C pin is under the control of the corresponding bit in data
direction register C. Reset has no effect on port C data.
MCLK — T12 System Clock
The system clock is driven out of PTC2 when enabled by MCLKEN.
MC68HC08AZ32
328
8-io
I/O Ports
MOTOROLA
I/O Ports
Port C
Data direction
register C (DDRC)
Data direction register C determines whether each port C pin is an input
or an output. Writing a logic one to a DDRC bit enables the output buffer
for the corresponding port C pin; a logic zero disables the output buffer.
Bit 7
DDRC
$0006
6
5
4
3
2
1
Bit 0
DDRC5
DDRC4
DDRC3
DDRC2
DDRC1
DDRC0
0
0
0
0
0
0
0
Read:
MCLKEN
Write:
Reset:
0
0
= Unimplemented
Figure 8. Data direction register C (DDRC)
MCLKEN — MCLK enable bit
This read/write bit enables mclk to be an output signal on PTC2. If
MCLK is enabled, PTC2 is under the control of MCLKEN. Reset
clears this bit.
1 = MCLK output enabled
0 = MCLK output disabled
DDRC[5:0] — Data direction register C bits
These read/write bits control port C data direction. Reset clears
DDRC[7:0], configuring all port C pins as inputs.
1 = Corresponding port C pin configured as output
0 = Corresponding port C pin configured as input
NOTE:
Avoid glitches on port C pins by writing to the port C data register before
changing data direction register C bits from 0 to 1.
Figure 9 shows the port C I/O logic.
MC68HC08AZ32
9-io
MOTOROLA
I/O Ports
329
I/O Ports
.
INTERNAL DATA BUS
READ DDRC ($0006)
WRITE DDRC ($0006)
DDRCx
RESET
WRITE PTC ($0002)
PTCx
PTCx
READ PTC ($0002)
Figure 9. Port C I/O circuit
When bit DDRCx is a logic one, reading address $0002 reads the PTCx
data latch. When bit DDRCx is a logic zero, reading address $0002
reads the voltage level on the pin. The data latch can always be written,
regardless of the state of its data direction bit. Table 4 summarizes the
operation of the port C pins.
Table 4. Port C pin functions
Bit Value
PTC Bit
I/O Pin Mode
Accesses to
DDRC
Accesses to PTC
Read/Write
Read
Write
0
2
Input, Hi-Z
DDRC[7]
Pin
PTC2
1
2
Output
DDRC[7]
0
—
0
X(1)
Input, Hi-Z(2)
DDRC[5:0]
Pin
PTC[5:0](3)
1
X
Output
DDRC[5:0]
PTC[5:0]
PTC[5:0]
1. X = don’t care
2. Hi-Z = high impedance
3. Writing affects data register, but does not affect input.
MC68HC08AZ32
330
10-io
I/O Ports
MOTOROLA
I/O Ports
Port D
Port D
Port D is an 8-bit general-purpose I/O port.
Port D data register
(PTD)
PTD
$0003
Port D is an 8 -bit special function port that shares seven of it’s pins with
the analog to digital converter and two with the TIMA and TIMB modules.
Bit 7
6
5
4
3
2
1
Bit 0
PTD7
PTD6
PTD5
PTD4
PTD3
PTD2
PTD1
PTD0
ATD10
ATD9
ATD8
Read:
Write:
Reset:
ALTERNATE
FUNCTIONS
Unaffected by reset
R
ATD14/
TACLK
ATD13
ATD12/
TBCLK
ATD11
Figure 10. Port D data register (PTD)
PTD[7:0] — Port D data bits
PTD[7:0] are read/write, software programmable bits. Data direction
of PTD[7:0] pins are under the control of the corresponding bit in data
direction register D.
Data direction register D determines whether each port D pin is an input
or an output. Writing a logic one to a DDRD bit enables the output buffer
for the corresponding port D pin; a logic zero disables the output buffer
ATD[14:8] — ADC channel status bits
PTD6/ATD14/TACLK-PTD0/ATD8 are seven of the 15 analog-to-digital
converter channels. The ATD channel select bits, CH[4:0], determine
whether the PTD6/ATD14/TACLK-PTD0/ATD8 pins are ADC channels
or general purpose I/O pins. If an ADC channel is selected and a read of
this corresponding bit in the port B data register occurs, the data will be
0 if the data direction for this bit is programmed as an input. Otherwise
the data will reflect the value in the data latch. (See Appendix C: ADC-15
on page 487.)
NOTE:
Data direction register D (DDRD) does not affect the data direction of
port D pins that are being used by the TIMA or TIMB. However, the
MC68HC08AZ32
11-io
MOTOROLA
I/O Ports
331
I/O Ports
DDRD bits always determine whether reading port D returns the states
of the latches to logic 0.
TACLK/TBCLK — Timer clock input
The PTD6/TACLK pin is the external clock input for the TIMA. The
PTD4/TBCLK pin is the external clock input for the TIMB.The
prescaler select bits, PS[2:0], select PTD6/TACLK or PTD4/TBCLK
as the TIM clock input (see TIMA channel status and control registers
(TASC0–TASC3) on page 264 and TIMB status and control register
(TBSC) on page 284). When not selected as the TIM clock,
PTD6/TAClk and PTD4/TBCLK are available for general purpose I/O.
While TACLK/TBCLK are selected, corresponding DDRD bits have
no effect.
Data direction
register D (DDRD)
DDRD
$0007
Data direction register D determines whether each port D pin is an input
or an output. Writing a logic one to a DDRD bit enables the output buffer
for the corresponding port D pin; a logic zero disables the output buffer.
Bit 7
6
5
4
3
2
1
Bit 0
DDRD7
DDRD6
DDRD5
DDRD4
DDRD3
DDRD2
DDRD1
DDRD0
0
0
0
0
0
0
0
0
Read:
Write:
Reset:
Figure 11. Data direction register D (DDRD)
DDRD[7:0] — Data direction register D bits
These read/write bits control port D data direction. Reset clears
DDRD[7:0], configuring all port D pins as inputs.
1 = Corresponding port D pin configured as output
0 = Corresponding port D pin configured as input
NOTE:
Avoid glitches on port D pins by writing to the port D data register before
changing data direction register D bits from 0 to 1.
Figure 12 shows the port D I/O logic.
When bit DDRDx is a logic one, reading address $0003 reads the PTDx
data latch. When bit DDRDx is a logic zero, reading address $0003
MC68HC08AZ32
332
12-io
I/O Ports
MOTOROLA
I/O Ports
Port D
READ DDRD ($0007)
INTERNAL DATA BUS
WRITE DDRD ($0007)
DDRDx
RESET
WRITE PTD ($0003)
PTDx
PTDx
READ PTD ($0003)
Figure 12. Port D I/O circuit
reads the voltage level on the pin. The data latch can always be written,
regardless of the state of its data direction bit. Table 5 summarizes the
operation of the port D pins.
Table 5. Port D pin functions
DDRD Bit
PTD Bit
I/O Pin Mode
Accesses to
DDRD
Accesses to PTD
Read/Write
Read
Write
0
X(1)
Input, Hi-Z(2)
DDRD[7:0]
Pin
PTD[7:0](3)
1
X
Output
DDRD[7:0]
PTD[7:0]
PTD[7:0]
1. X = don’t care
2. Hi-Z = high impedance
3. Writing affects data register, but does not affect input.
MC68HC08AZ32
13-io
MOTOROLA
I/O Ports
333
I/O Ports
Port E
Port E is an 8-bit special function port that shares two of its pins with the
timer interface module (TIMA), two of its pins with the serial
communications interface module (SCI) and four of its pins with the
serial peripheral interface module (SPI).
Port E data register
(PTE)
PTE
$0008
The port E data register contains a data latch for each of the eight port
E pins.
Bit 7
6
5
4
3
2
1
Bit 0
PTE7
PTE6
PTE5
PTE4
PTE3
PTE2
PTE1
PTE0
TACH0
RxD
TxD
Read:
Write:
Reset:
Alternate
Function:
Unaffected by reset
SPSCK
MOSI
MISO
SS
TACH1
Figure 13. Port E data register (PTE)
PTE[7:0] — Port E data bits
PTE[7:0] are read/write, software programmable bits. Data direction
of each port E pin is under the control of the corresponding bit in data
direction register E.
SPSCK — SPI serial clock
The PTE7/SPSCK pin is the serial clock input of a SPI slave module
and serial clock output of a SPI master modules. When the SPE bit is
clear, the PTE7/SPSCK pin is available for general-purpose I/O.
MOSI — Master Out/Slave In
The PTE6/MOSI pin is the master out/slave in terminal of the SPI
module. When the SPE bit is clear, the PTE6/MOSI pin is available for
general-purpose I/O. See SPI control register (SPCR) on page 237.
MC68HC08AZ32
334
14-io
I/O Ports
MOTOROLA
I/O Ports
Port E
MISO — Master In/Slave Out
The PTE5/MISO pin is the master in/slave out terminal of the SPI
module. When the SPI enable bit, SPE, is clear, the SPI module is
disabled, and the PTE5/MISO pin is available for general-purpose
I/O. See SPI control register (SPCR) on page 237.
SS — Slave Select
The PTE4/SS pin is the slave select input of the SPI module. When
the SPE bit is clear, or when the SPI master bit, SPMSTR, is set, the
PTE4/SS pin is available for general-purpose I/O. See SPI control
register (SPCR) on page 237. When the SPI is enabled as a slave,
the DDRF0 bit in data direction register E (DDRE) has no effect on the
PTE4/SS pin.
NOTE:
Data direction register E (DDRE) does not affect the data direction of
port E pins that are being used by the SPI module. However, the DDRE
bits always determine whether reading port E returns the states of the
latches or the states of the pins. See Table 6.
TACH[1:0] — Timer A channel I/O bits
The PTE3/TACH1–PTE2/TACH0 pins are the TIMA input
capture/output compare pins. The edge/level select bits,
ELSxB:ELSxA, determine whether the PTE3/TACH1–PTE2/TACH0
pins are timer channel I/O pins or general-purpose I/O pins. See TIMA
channel status and control registers (TASC0–TASC3) on page 264.
NOTE:
Data direction register E (DDRE) does not affect the data direction of
port E pins that are being used by the TIMA. However, the DDRE bits
always determine whether reading port E returns the states of the
latches or the states of the pins. See Table 6.
RxD — SCI Receive data input
The PTE1/RxD pin is the receive data input for the SCI module. When
the enable SCI bit, ENSCI, is clear, the SCI module is disabled, and
the PTE1/RxD pin is available for general-purpose I/O. See SCI
control register 1 (SCC1) on page 190.
MC68HC08AZ32
15-io
MOTOROLA
I/O Ports
335
I/O Ports
TxD — SCI transmit data output
The PTE0/TxD pin is the transmit data output for the SCI module.
When the enable SCI bit, ENSCI, is clear, the SCI module is disabled,
and the PTE0/TxD pin is available for general-purpose I/O. See SCI
Control Register 2 (SCC2) on page 193.
NOTE:
Data direction
register E (DDRE)
DDRE
$000C
Data direction register E (DDRE) does not affect the data direction of
port E pins that are being used by the SCI module. However, the DDRE
bits always determine whether reading port E returns the states of the
latches or the states of the pins. See Table 6.
Data direction register E determines whether each port E pin is an input
or an output. Writing a logic one to a DDRE bit enables the output buffer
for the corresponding port E pin; a logic zero disables the output buffer.
Bit 7
6
5
4
3
2
1
Bit 0
DDRE7
DDRE6
DDRE5
DDRE4
DDRE3
DDRE2
DDRE1
DDRE0
0
0
0
0
0
0
0
0
Read:
Write:
Reset:
Figure 14. Data direction register E (DDRE)
DDRE[7:0] — Data direction register E bits
These read/write bits control port E data direction. Reset clears
DDRE[7:0], configuring all port E pins as inputs.
1 = Corresponding port E pin configured as output
0 = Corresponding port E pin configured as input
NOTE:
Avoid glitches on port E pins by writing to the port E data register before
changing data direction register E bits from 0 to 1.
Figure 15 shows the port E I/O logic.
When bit DDREx is a logic one, reading address $0008 reads the PTEx
data latch. When bit DDREx is a logic zero, reading address $0008
reads the voltage level on the pin. The data latch can always be written,
regardless of the state of its data direction bit. Table 6 summarizes the
operation of the port E pins.
MC68HC08AZ32
336
16-io
I/O Ports
MOTOROLA
I/O Ports
Port E
INTERNAL DATA BUS
READ DDRE ($000C)
WRITE DDRE ($000C)
DDREx
RESET
WRITE PTE ($0008)
PTEx
PTEx
READ PTE ($0008)
Figure 15. Port E I/O circuit
Table 6. Port E pin functions
DDRE Bit
PTE Bit
I/O Pin Mode
Accesses to
DDRE
Accesses to PTE
Read/Write
Read
Write
0
X(1)
Input, Hi-Z(2)
DDRE[7:0]
Pin
PTE[7:0](3)
1
X
Output
DDRE[7:0]
PTE[7:0]
PTE[7:0]
1. X = don’t care
2. Hi-Z = high impedance
3. Writing affects data register, but does not affect input.
MC68HC08AZ32
17-io
MOTOROLA
I/O Ports
337
I/O Ports
Port F
Port F is a 7-bit special function port that shares four of its pins with the
timer interface module (TIMA-6) and two of its pins with the timer
interface module (TIMB)).
Port F data register
(PTF)
The port F data register contains a data latch for each of the seven port
F pins.
Bit 7
PTF
$0009
Read:
6
5
4
3
2
1
Bit 0
PTF6
PTF5
PTF4
PTF3
PTF2
PTF1
PTF0
TACH4
TACH3
TACH2
0
Write:
Reset:
Alternate
Function:
Unaffected by reset
TBCH1
TBCH0
TACH5
= Unimplemented
Figure 16. Port F data register (PTF)
PTF[6:0] — Port F data bits
These read/write bits are software programmable. Data direction of
each port F pin is under the control of the corresponding bit in data
direction register F. Reset has no effect on PTF[6:0].
TACH[5:2] — Timer A channel I/O bits
The PTF3/TACH5–PTF0/TACH2 pins are the TIM input
capture/output compare pins. The edge/level select bits,
ELSxB:ELSxA, determine whether the PTF3/TACH5–PTF0/TACH2
pins are timer channel I/O pins or general-purpose I/O pins. See TIMA
Status and Control Register on page 474.
MC68HC08AZ32
338
18-io
I/O Ports
MOTOROLA
I/O Ports
Port F
TBCH[1:0] — Timer B channel I/O bits
The PTF5/TBCH1-PTF4/TBCH0 pins are the TIMB input
capture/output compare pins. The edge/level select bits,
ELSxB:ELSxA, determine whether the PTF5/TBCH1-PTF4/TBCH0
pins are timer channel I/O pins or general purpose I/O pins. See TIMB
status and control register (TBSC) on page 284.
NOTE:
Data direction
register F (DDRF)
Data direction register F(DDRF) does not affect the data direction of port
F pins that are being used by TIMA and TIMB. However, the DDRF bits
always determine whether reading port F returns the states of the
latches or the states of the pins. See Table 7.
Data direction register F determines whether each port F pin is an input
or an output. Writing a logic one to a DDRF bit enables the output buffer
for the corresponding port F pin; a logic zero disables the output buffer.
Bit 7
DDRF
$000D
Read:
6
5
4
3
2
1
Bit 0
DDRF6
DDRF5
DDRF4
DDRF3
DDRF2
DDRF1
DDRF0
0
0
0
0
0
0
0
0
Write:
Reset:
= Unimplemented
Figure 17. Data direction register F (DDRF)
DDRF[6:0] — Data direction register F bits
These read/write bits control port F data direction. Reset clears
DDRF[6:0], configuring all port F pins as inputs.
1 = Corresponding port F pin configured as output
0 = Corresponding port F pin configured as input
NOTE:
Avoid glitches on port F pins by writing to the port F data register before
changing data direction register F bits from 0 to 1.
MC68HC08AZ32
19-io
MOTOROLA
I/O Ports
339
I/O Ports
Figure 18 shows the port F I/O logic.
INTERNAL DATA BUS
READ DDRF ($000D)
WRITE DDRF ($000D)
DDRFx
RESET
WRITE PTF ($0009)
PTFx
PTFx
READ PTF ($0009)
Figure 18. Port F I/O circuit
When bit DDRFx is a logic one, reading address $0009 reads the PTFx
data latch. When bit DDRFx is a logic zero, reading address $0009
reads the voltage level on the pin. The data latch can always be written,
regardless of the state of its data direction bit. Table 7 summarizes the
operation of the port F pins.
Table 7. Port F pin functions
DDRF Bit
PTF Bit
I/O Pin Mode
Accesses to
DDRF
Accesses to PTF
Read/Write
Read
Write
0
X(1)
Input, Hi-Z(2)
DDRF[6:0]
Pin
PTF[6:0](3)
1
X
Output
DDRF[6:0]
PTF[6:0]
PTF[6:0]
1. X = don’t care
2. Hi-Z = high impedance
3. Writing affects data register, but does not affect input.
MC68HC08AZ32
340
20-io
I/O Ports
MOTOROLA
I/O Ports
Port G
Port G
Port G is a 3-bit general-purpose bidirectional I/O port.
Port G data
register (PTG)
The port G data register contains a data latch for each of the three port
G pins.
PTG
$000A
Read:
Bit 7
6
5
4
3
0
0
0
0
0
2
1
Bit 0
PTG2
PTG1
PTG0
KBD2
KBD1
KBD0
Write:
Reset:
Unaffected by reset
Alternate
Function
= Unimplemented
Figure 19. Port G data register (PTG)
PTG[2:0] — Port G Data Bits
These read/write bits are software-programmable. Data direction of
each bit is under the control of the corresponding bit in data direction
register G. Reset has no effect on port G data.
KBD[2:0] — Keyboard Inputs
The keyboard interrupt enable bits, KBIE[2:0], in the keyboard interrupt
control register (KBICR), enable the port G pins as external interrupt
pins. See Keyboard Module (KB) on page 313.
MC68HC08AZ32
21-io
MOTOROLA
I/O Ports
341
I/O Ports
Data direction
register G (DDRG)
DDRG
$000E
Data direction register G determines whether each port G pin is an input
or an output. Writing a logic one to a DDRG bit enables the output buffer
for the corresponding port G pin; a logic zero disables the output buffer.
Read:
Bit 7
6
5
4
3
0
0
0
0
0
2
1
Bit 0
DDRG2
DDRG1
DDRG0
0
0
0
Write:
Reset:
0
0
0
0
0
= Unimplemented
Figure 20. Data direction register G (DDRG)
DDRG[2:0] — Data direction register G bits
These read/write bits control port G data direction. Reset clears
DDRG[2:0], configuring all port G pins as inputs.
1 = Corresponding port G pin configured as output
0 = Corresponding port G pin configured as input
NOTE:
Avoid glitches on port G pins by writing to the port G data register before
changing data direction register G bits from 0 to 1.
Figure 21 shows the port G I/O logic.
INTERNAL DATA BUS
READ DDRG ($000E)
WRITE DDRG ($000E)
RESET
DDRGx
WRITE PTG ($000A)
PTGx
PTGx
READ PTG ($000A)
Figure 21. Port G I/O circuit
MC68HC08AZ32
342
22-io
I/O Ports
MOTOROLA
I/O Ports
Port G
When bit DDRGx is a logic one, reading address $000A reads the PTGx
data latch. When bit DDRGx is a logic zero, reading address $000A
reads the voltage level on the pin. The data latch can always be written,
regardless of the state of its data.
MC68HC08AZ32
23-io
MOTOROLA
I/O Ports
343
I/O Ports
Port H
Port H is a 2-bit general-purpose bidirectional I/O port.
Port H data register
(PTH)
PTH
$000B
The port Hdata register contains a data latch for each of the two port H
pins.
Read:
Bit 7
6
5
4
3
0
0
0
0
0
2
1
Bit 0
PTH1
PTH0
KBD4
KBD3
Write:
Reset:
Unaffected by reset
Alternate
Function
= Unimplemented
Figure 22. Port H data register (PTH)
PTH[1:0] — Port H data bits
These read/write bits are software-programmable. Data direction of
each bit is under the control of the corresponding bit in data direction
register H. Reset has no effect on port G data.
KBD[4:3] — Keyboard inputs
The keyboard interrupt enable bits, KBIE[4:3], in the keyboard interrupt
control register (KBICR), enable the port H pins as external interrupt
pins. See Keyboard Module (KB) on page 313.
MC68HC08AZ32
344
24-io
I/O Ports
MOTOROLA
I/O Ports
Port H
Data direction
register H (DDRH)
DDRH
$000F
Data direction register H determines whether each port H pin is an input
or an output. Writing a logic one to a DDRH bit enables the output buffer
for the corresponding port H pin; a logic zero disables the output buffer.
Read:
Bit 7
6
5
4
3
2
0
0
0
0
0
0
1
Bit 0
DDRH1
DDRH0
0
0
Write:
Reset:
0
0
0
0
0
0
= Unimplemented
Figure 23. Data direction register H (DDRH)
DDRH[1:0] — Data direction register H bits
These read/write bits control port H data direction. Reset clears
DDRH[1:0], configuring all port H pins as inputs.
1 = Corresponding port H pin configured as output
0 = Corresponding port H pin configured as input
NOTE:
Avoid glitches on port H pins by writing to the port H data register before
changing data direction register H bits from 0 to 1.
Figure 24 shows the port H I/O logic.
INTERNAL DATA BUS
READ DDRH ($000E)
WRITE DDRH ($000E)
RESET
DDRHx
WRITE PTH ($000A)
PTHx
PTGx
READ PTH ($000A)
Figure 24. Port H I/O circuit
MC68HC08AZ32
25-io
MOTOROLA
I/O Ports
345
I/O Ports
When bit DDRHx is a logic one, reading address $000B reads the PTHx
data latch. When bit DDRHx is a logic zero, reading address $000B
reads the voltage level on the pin. The data latch can always be written,
regardless of the state of its data.
MC68HC08AZ32
346
26-io
I/O Ports
MOTOROLA
msCAN08 Controller (msCAN08)
msCAN08
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 348
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 349
External pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 350
Message storage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 351
Background. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 351
Receive structures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 352
Transmit structures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 355
Identifier acceptance filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 356
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 360
Interrupt acknowledge. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 361
Interrupt vectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 361
Protocol violation protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 362
Low power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 363
msCAN08 internal sleep mode . . . . . . . . . . . . . . . . . . . . . . . . . . . 364
Soft Reset mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 365
Power Down mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 365
CPU WAIT mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 366
Programmable wake-up function . . . . . . . . . . . . . . . . . . . . . . . . . 366
Timer link. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 366
Clock system. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 367
Memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 370
Programmer’s model of message storage . . . . . . . . . . . . . . . . . . . . 371
Message Buffer outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 371
Identifier registers (IDRn) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 372
Data length register (DLR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 374
Data segment registers (DSRn) . . . . . . . . . . . . . . . . . . . . . . . . . . 374
Transmit buffer priority registers (TBPR) . . . . . . . . . . . . . . . . . . . 375
Programmer’s model of control registers . . . . . . . . . . . . . . . . . . . . . 376
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 376
msCAN08 module control register (CMCR0) . . . . . . . . . . . . . . . . 377
msCAN08 module control register (CMCR1) . . . . . . . . . . . . . . . . 379
msCAN08 bus timing register 0 (CBTR0) . . . . . . . . . . . . . . . . . . . 380
MC68HC08AZ32
1-can
MOTOROLA
msCAN08 Controller (msCAN08)
347
msCAN08 Controller (msCAN08)
msCAN08 bus timing register 1 (CBTR1) . . . . . . . . . . . . . . . . . . . 381
msCAN08 receiver flag register (CRFLG). . . . . . . . . . . . . . . . . . . 382
msCAN08 Receiver Interrupt Enable Register (CRIER) . . . . . . . . 385
msCAN08 Transmitter Flag Register (CTFLG) . . . . . . . . . . . . . . . 386
msCAN08 Transmitter Control Register (CTCR) . . . . . . . . . . . . . 387
msCAN08 Identifier Acceptance Control Register (CIDAC) . . . . . 388
msCAN08 Receive Error Counter (CRXERR) . . . . . . . . . . . . . . . 389
msCAN08 Transmit Error Counter (CTXERR) . . . . . . . . . . . . . . . 390
msCAN08 Identifier Acceptance Registers (CIDAR0-3) . . . . . . . . 390
msCAN08 Identifier Mask Registers (CIDMR0-3). . . . . . . . . . . . . 391
Introduction
The msCAN08 is the specific implementation of the Motorola Scalable
CAN (msCAN) concept targeted for the Motorola M68HC08
Microcontroller family.
The module is a communication controller implementing the CAN 2.0
A/B protocol as defined in the BOSCH specification dated September
1991.
The CAN protocol was primarily, but not exclusively, designed to be
used as a vehicle serial data bus, meeting the specific requirements of
this field: real-time processing, reliable operation in the EMI environment
of a vehicle, cost-effectiveness and required bandwidth.
msCAN08 utilizes an advanced buffer arrangement resulting in a
predictable real-time behaviour and simplifies the application software.
MC68HC08AZ32
348
2--can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Features
Features
The basic features of the msCAN08 are as follows:
•
Modular architecture
•
Implementation of the CAN protocol - Version 2.0A/B
– Standard and extended data frames.
– 0 - 8 bytes data length.
– Programmable bit rate up to 1 Mbps1.
•
Support for remote frames.
•
Double buffered receive storage scheme.
•
Triple buffered transmit storage scheme with internal prioritization
using a ‘local priority’ concept.
•
Flexible maskable identifier filter supports alternatively one full
size extended identifier filter or two 16 bit filters or four 8 bit filters.
•
Programmable wake-up functionality with integrated low-pass
filter.
•
Programmable loop-back mode supports self-test operation.
•
Separate signalling and interrupt capabilities for all CAN receiver
and transmitter error states (Warning, Error Passive, Bus-Off).
•
Programmable msCAN08 clock source either CPU bus clock or
crystal oscillator output.
•
Programmable link to on-chip Timer Interface Module (TIM) for
time-stamping and network synchronization.
•
Low power sleep mode.
1. Depending on the actual bit timing and the clock jitter of the PLL.
MC68HC08AZ32
3-can
MOTOROLA
msCAN08 Controller (msCAN08)
349
msCAN08 Controller (msCAN08)
External pins
The msCAN08 uses 2 external pins, 1 input (RxCAN) and 1 output
(TxCAN). The TxCAN output pin represents the logic level on the CAN:
‘0’ is for a dominant state, and ‘1’ is for a recessive state.
A typical CAN system with msCAN08 is shown in Figure 1 below.
CAN station 2 ........ CAN station n
CAN station 1
MCU
CAN Controller
(msCAN08)
TxCAN
RxCAN
Transceiver
CAN_H
CAN_L
C A N - Bus
Figure 1. The CAN system
MC68HC08AZ32
350
4-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Message storage
Each CAN station is physically connected to the CAN bus lines through
a transceiver chip. The transceiver is capable of driving the large current
needed for the CAN and has current protection, against defected CAN
or defected stations.
Message storage
msCAN08 facilitates a sophisticated message storage system which
addresses the requirements of a broad range of network applications.
Background
Modern application layer software is built under two fundamental
assumptions:
1. Any CAN node is able to send out a stream of scheduled
messages without releasing the bus between two messages.
Such nodes will arbitrate for the bus right after sending the
previous message and will only release the bus in case of lost
arbitration.
2. The internal message queue within any CAN node is organized as
such that the highest priority message will be sent out first if more
than one message is ready to be sent.
Above behaviour can not be achieved with a single transmit buffer. That
buffer must be reloaded right after the previous message has been sent.
This loading process lasts a definite amount of time and has to be
completed within the Inter-Frame Sequence (IFS) in order to be able to
send an uninterrupted stream of messages. Even if this is feasible for
limited CAN bus speeds it requires that the CPU reacts with short
latencies to the transmit interrupt.
A double buffer scheme would de-couple the re-loading of the transmit
buffers from the actual message sending and as such reduces the
reactiveness requirements on the CPU. Problems may arise if the
sending of a message would be finished just while the CPU re-loads the
second buffer, no buffer would then be ready for transmission and the
bus would be released.
MC68HC08AZ32
5-can
MOTOROLA
msCAN08 Controller (msCAN08)
351
msCAN08 Controller (msCAN08)
At least three transmit buffers are required to meet the first of above
requirements under all circumstances. The msCAN08 has three transmit
buffers.
The second requirement calls for some sort of internal prioritization
which the msCAN08 implements with the ‘local priority’ concept
described below.
Receive structures
The received messages are stored in a two stage input FIFO. The two
message buffers are mapped using a ‘ping pong’ arrangement into a
single memory area (see Figure 2). While the background receive buffer
(RxBG) is exclusively associated to the msCAN08, the foreground
receive buffer (RxFG) is addressable by the CPU08. This scheme
simplifies the handler software as only one address area is applicable for
the receive process.
Both buffers have a size of 13 byte to store the CAN control bits, the
identifier (standard or extended) and the data content (for details see
Programmer’s model of message storage on page 371).
The Receiver Full flag (RXF) in the msCAN08 Receiver Flag Register
(CRFLG) (see msCAN08 receiver flag register (CRFLG) on page 382)
signals the status of the foreground receive buffer. When the buffer
contains a correctly received message with matching identifier this flag
is set.
After the msCAN08 successfully received a message into the
background buffer it copies the content of RxBG into RxFG1, sets the
RXF flag, and emits a receive interrupt to the CPU2. A new message which may follow immediately after the IFS field of the CAN frame - will
be received into RxBG.
The user’s receive handler has to read the received message from
RxFG and to reset the RXF flag in order to acknowledge the interrupt
and to release the foreground buffer.
1. Only if the RXF flag is not set.
2. The receive interrupt will occur only if not masked. A polling scheme can be applied on RXF
also.
MC68HC08AZ32
352
6-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Message storage
An overrun conditions occurs when both, the foreground and the
background receive message buffers are filled with correctly received
messages and a further message is being received from the bus. The
latter message will be discarded and an error interrupt with overrun
indication will occur if enabled. The over-writing of the background buffer
is independent of the identifier filter function. While in the overrun
situation, the msCAN08 will stay synchronized to the CAN bus and is
able to transmit messages but will discard all incoming messages.
MC68HC08AZ32
7-can
MOTOROLA
msCAN08 Controller (msCAN08)
353
msCAN08 Controller (msCAN08)
CAN
Receive / Transmit
Engine
CPU08
Memory Mapped
I/O
msCAN08
CPU08 Ibus
RxBG
RxFG
RXF
Tx0
TXE
PRIO
TXE
Tx1
PRIO
TXE
Tx2
PRIO
Figure 2. User model for Message Buffer organization
NOTE:
msCAN08 will receive its own messages into the background receive
buffer RxBG, but will not overwrite RxFG, and will not emit a receive
interrupt, or acknowlwdge (ACK its own messages on the CAN bus. The
MC68HC08AZ32
354
8-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Message storage
exception to this rule is that when in loop-back mode msCAN08 will treat
its own messages exactly like all other incoming messages.
Transmit structures
The msCAN08 has a triple transmit buffer scheme in order to allow
multiple messages to be set up in advance and to achieve an optimized
real-time performance. The three buffers are arranged as shown in
Figure 2.
All three buffers have a 13 byte data structure similar to the outline of the
receive buffers (see Programmer’s model of message storage on page
371). An additional Transmit Buffer Priority Register (TBPR) contains an
8-bit so called “Local Priority” field (PRIO) (see Transmit buffer priority
registers (TBPR) on page 375).
In order to transmit a message, the CPU08 has to identify an available
transmit buffer which is indicated by a set Transmit Buffer Empty (TXE)
Flag in the msCAN08 Transmitter Flag Register (CTFLG) (see
msCAN08 Transmitter Flag Register (CTFLG) on page 386).
The CPU08 then stores the identifier, the control bits and the data
content into one of the transmit buffers. Finally, the buffer has to be
flagged as being ready for transmission by clearing the TXE flag.
The msCAN08 will then schedule the message for transmission and will
signal the successful transmission of the buffer by setting the TXE flag.
A transmit interrupt will be emitted1 when TXE is set and can be used to
drive the application software to re-load the buffer.
In case more than one buffer is scheduled for transmission when the
CAN bus becomes available for arbitration, the msCAN08 uses the
“local priority” setting of the three buffers for prioritization. For this
purpose every transmit buffer has an 8-bit local priority field (PRIO). The
application software sets this field when the message is set up. The local
priority reflects the priority of this particular message relative to the set
of messages being emitted from this node. The lowest binary value of
the PRIO field is defined to be the highest priority.
1. The transmit interrupt will occur only if not masked. A polling scheme can be applied on TXE
also.
MC68HC08AZ32
9-can
MOTOROLA
msCAN08 Controller (msCAN08)
355
msCAN08 Controller (msCAN08)
The internal scheduling process takes places whenever the msCAN08
arbitrates for the bus. This is also the case after the occurrence of a
transmission error.
When a high priority message is scheduled by the application software
it may become necessary to abort a lower priority message being set up
in one of the three transmit buffers. As messages that are already under
transmission can not be aborted, the user has to request the abort by
setting the corresponding Abort Request Flag (ABTRQ) in the
Transmission Control Register (CTCR). The msCAN08 will then grant
the request if possible by setting the corresponding Abort Request
Acknowledge (ABTAK) and the TXE flag in order to release the buffer
and by emitting a transmit interrupt. The transmit interrupt handler
software can tell from the setting of the ABTAK flag whether the
message was actually aborted (ABTAK=1) or has been sent in the
meantime (ABTAK=0).
Identifier acceptance filter
A very flexible programmable generic identifier acceptance filter has
been introduced in order to reduce the CPU interrupt loading. The filter
is programmable to operate in three different modes:
•
Single identifier acceptance filter to be applied to the full 29 bits of
the identifier and to the following bits of the CAN frame: RTR, IDE,
SRR. This mode implements a single filter for a full length CAN
2.0B compliant extended identifier.
•
Double identifier acceptance filter to be applied to
– the 11 bits of the identifier and the RTR bit of CAN 2.0A
messages or
– the 14 most significant bits of the identifier of CAN 2.0B
messages.
•
Quadruple identifier acceptance filter to be applied to the first 8
bits of the identifier. This mode implements four independent
filters for the first 8 bit of a CAN 2.0A compliant standard identifier.
MC68HC08AZ32
356
10-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Identifier acceptance filter
The Identifier Acceptance Registers (CIAR) defines the acceptable
pattern of the standard or extended identifier (ID10 - ID0 or ID28 - ID0).
Any of these bits can be marked ‘don’t care’ in the Identifier Mask
Register (CIMR).
ID28 IDR0 ID21 ID20 IDR1 ID15 ID14 IDR2
ID10 IDR0 ID3 ID2
IDR1 IDE
ID10 IDR2
ID7 ID6
IDR3 RTR
ID3 ID10 IDR3 ID3
AM7 CIDMR0 AM0 AM7 CIDMR1 AM0 AM7 CIDMR2 AM0 AM7 CIDMR3 AM0
AC7 CIDAR0 AC0 AC7 CIDAR1 AC0 AC7 CIDAR2 AC0 AC7 CIDAR3 AC0
ID Accepted (Filter 0 Hit)
Figure 3. Single 32-bit maskable identifier acceptance filter
The background buffer RxBG will be copied into the foreground buffer
RxFG and the RxF flag will be set only in case of an accepted identifier
(an identifier acceptance filter hit). A hit will also cause a receiver
interrupt if enabled.
A filter hit is indicated to the application software by a set RXF (Receive
Buffer Full Flag, see msCAN08 receiver flag register (CRFLG) on page
382) and two bits in the Identifier Acceptance Control Register (see
msCAN08 Identifier Acceptance Control Register (CIDAC) on page
388). These Identifier Hit Flags (IDHIT1-0) clearly identify the filter
section that caused the acceptance. They simplify the application
software’s task to identify the cause of the receiver interrupt. In case that
more than one hit occurs (two or more filters match) the lower hit has
priority.
MC68HC08AZ32
11-can
MOTOROLA
msCAN08 Controller (msCAN08)
357
msCAN08 Controller (msCAN08)
ID28 IDR0 ID21 ID20 IDR1 ID15 ID14 IDR2
ID10 IDR0 ID3 ID2
IDR1 IDE
ID10 IDR2
ID7 ID6
IDR3 RTR
ID3 ID10 IDR3 ID3
AM7 CIDMR0 AM0 AM7 CIDMR1 AM0
AC7 CIDAR0 AC0 AC7 CIDAR1 AC0
ID Accepted (Filter 0 Hit)
AM7 CIDMR2 AM0 AM7 CIDMR3 AM0
AC7 CIDAR2 AC0 AC7 CIDAR3 AC0
ID Accepted (Filter 1 Hit)
Figure 4. Dual 16-bit maskable acceptance filters
MC68HC08AZ32
358
12-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Identifier acceptance filter
ID28 IDR0 ID21 ID20 IDR1 ID15 ID14 IDR2
ID10 IDR0 ID3 ID2
IDR1 IDE
ID10 IDR2
ID7 ID6
IDR3 RTR
ID3 ID10 IDR3 ID3
AM7 CIDMR0 AM0
AC7 CIDAR0 AC0
ID Accepted (Filter 0 Hit)
AM7 CIDMR1 AM0
AC7 CIDAR1 AC0
ID Accepted (Filter 1 Hit)
AM7 CIDMR2 AM0
AC7 CIDAR2 AC0
ID Accepted (Filter 2 Hit)
AM7 CIDMR3 AM0
AC7 CIDAR3 AC0
ID Accepted (Filter 3 Hit)
Figure 5. Quadruple 8-bit maskable acceptance filters
MC68HC08AZ32
13-can
MOTOROLA
msCAN08 Controller (msCAN08)
359
msCAN08 Controller (msCAN08)
Interrupts
The msCAN08 supports four interrupt vectors mapped onto eleven
different interrupt sources, any of which can be individually masked (for
details see msCAN08 receiver flag register (CRFLG) on page 382 to
msCAN08 Transmitter Control Register (CTCR) on page 387):
•
Transmit Interrupt: At least one of the three transmit buffers is
empty (not scheduled) and can be loaded to schedule a message
for transmission. The TXE flags of the empty message buffers are
set.
•
Receive Interrupt: A message has been successfully received and
loaded into the foreground receive buffer. This interrupt will be
emitted immediately after receiving the EOF symbol. The RXF flag
is set.
•
Wake-Up Interrupt: An activity on the CAN bus occurred during
msCAN08 internal sleep mode.
•
Error Interrupt: An overrun, error or warning condition occurred.
The Receiver Flag Register (CRFLG) will indicate one of the
following conditions:
– Overrun: An overrun condition as described in Receive
structures on page 352, has occurred.
– Receiver Warning: The Receive Error Counter has reached
the CPU Warning limit of 96.
– Transmitter Warning: The Transmit Error Counter has reached
the CPU Warning limit of 96.
– Receiver Error Passive: The Receive Error Counter has
exceeded the Error Passive limit of 127 and msCAN08 has
gone to Error Passive state.
– Transmitter Error Passive: The Transmit Error Counter has
exceeded the Error Passive limit of 127 and msCAN08 has
gone to Error Passive state.
– Bus Off: The Transmit Error Counter has exceeded 255 and
msCAN08 has gone to Bus Off state.
MC68HC08AZ32
360
14-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Interrupts
Interrupt
acknowledge
CAUTION:
Interrupt vectors
Interrupts are directly associated with one or more status flags in either
the msCAN08 Receiver Flag Register (CRFLG) or the msCAN08
Transmitter Control Register (CTCR). Interrupts are pending as long as
one of the corresponding flags is set. The flags in above registers must
be reset within the interrupt handler in order to handshake the interrupt.
The flags are reset through writing a “1” to the corresponding bit position.
A flag can not be cleared if the respective condition still prevails.
Bit manipulation instructions (BSET) shall not be used to clear interrupt
flags. The “OR” instruction is the appropriate way to clear selected flags.
The msCAN08 supports four interrupt vectors as shown in Table 1. The
vector addresses are dependent on the chip integration and to be
defined. The relative interrupt priority is also integration dependent and
to be defined.
Table 1. msCAN08 interrupt vectors
Function
Source
Local
Mask
Wake-Up
WUPIF
WUPIE
RWRNIF
RWRNIE
TWRNIF
TWRNIE
RERRIF
RERRIE
TERRIF
TERRIE
BOFFIF
BOFFIE
OVRIF
OVRIE
RXF
RXFIE
TXE0
TXEIE0
TXE1
TXEIE1
TXE2
TXEIE2
Error
Interrupts
Receive
Transmit
I Bit
MC68HC08AZ32
15-can
MOTOROLA
Global
Mask
msCAN08 Controller (msCAN08)
361
msCAN08 Controller (msCAN08)
Protocol violation protection
The msCAN08 will protect the user from accidentally violating the CAN
protocol through programming errors. The protection logic implements
the following features:
•
The receive and transmit error counters can not be written or
otherwise manipulated.
•
All registers which control the configuration of the msCAN08 can
not be modified while the msCAN08 is on-line. The SFTRES bit in
the msCAN08 Module Control Register (see msCAN08 module
control register (CMCR1) on page 379) serves as a lock to protect
the following registers:
– msCAN08 Module Control Register 1 (CMCR1)
– msCAN08 Bus Timing Register 0 and 1 (CBTR0, CBTR1)
– msCAN08 Identifier Acceptance Control Register (CIDAC)
– msCAN08 Identifier Acceptance Registers (CIDAR0-3)
– msCAN08 Identifier Mask Registers (CIDMR0-3)
•
The TxCAN pin is forced to Recessive if the CPU goes into STOP
mode.
MC68HC08AZ32
362
16-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Low power modes
Low power modes
The msCAN08 has three modes with reduced power consumption
compared to Normal Mode. In Sleep ans Soft Reset Mode, power
consumption is reduced by stopping all clocks except those to access
the registers. In Power Down Mode, all clocks are stopped amd no
power is consumed.
WAIT and STOP instruction put the MCU in low power consumption
stand-by mode. Table 2 summarizes the combinations of msCAN08 and
CPU modes. A particular combination of modes is entered for the given
settings of the bits SLPAK and SFTRES. In Sleep and Soft Reset Mode,
power consumption of the msCAN module is lower than in Normal Mode.
In Power Down Mode, no power is consumed in the module and no
registers can be accessed. For all modes, an msCAN wake-up interrupt
can occur only if SLPAK = WUPIE = 1. While the CPU is in Wait Mode,
the msCAN08 is operated as in Normal Mode.
Table 2. msCAN08 vs CPU operating modes
msCAN Mode
Power Down
CPU Mode
STOP
WAIT or RUN
SLPAK = X(1)
SFTRES = X
Sleep
SLPAK = 1
SFTRES = 0
Soft Reset
SLPAK = 0
SFTRES = 1
Normal
SLPAK = 0
SFTRES = 0
1. ‘X’ means don’t care.
MC68HC08AZ32
17-can
MOTOROLA
msCAN08 Controller (msCAN08)
363
msCAN08 Controller (msCAN08)
msCAN08 internal
sleep mode
The CPU can request the msCAN08 to enter the low-power mode by
asserting the SLPRQ bit in the Module Configuration Register (see
Figure 6). The time when the msCAN08 will then enter Sleep Mode
depends on its current activity:
•
if it is transmitting, it will continue to transmit until there is no more
message to be transmitted, and then go into Sleep Mode
•
if it isreveiving, it will wait for the end of this message and then go
into Sleep Mode
•
if it is neither transmitting or receiving, it will immediately go into
Sleep Mode
The appliction software must avoid to set up a transmission (by clearing
one or more TXE flag(s)) and immediately request Sleep Mode (by
setting SLPRQ). It will then depend on the exact sequenceof operations
whether the msCAn will start transmitting or go into Sleep Mode directly.
During Sleep Mode the SLPAK flag is set. The application software
should use this flag as a handshake indication for the request to go into
Sleep mode.When in sleep mode the msCAN08 stops its own clocks
and the TxCAN pin will stay in recessive state.
The msCAN08 will leave sleep mode (wake-up) when bus activity occurs
or when the MCU clears the SLPRQ bit.
NOTE:
The MCU can not clear the SLPRQ bit before the msCAN08 is in Sleep
Mode (SLPAK = 1).
MC68HC08AZ32
364
18-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Low power modes
msCAN08 Running
SLPRQ = 0
SLPAK = 0
MCU
or msCAN08
MCU
msCAN08 Sleeping
Sleep Request
SLPRQ = 1
SLPAK = 1
SLPRQ = 1
SLPAK = 0
msCAN08
Figure 6. Sleep request/acknowledge cycle
Soft Reset mode
In Soft Reset mode, the msCAN08 is stopped. Registers can still be
accesssed. This mode is used to initialize the module confic=guration,
bit timing, and the CAN message filter. See msCAN08 module control
register (CMCR0) on page 377, for a complete description of the Soft
Reset mode.
Power Down
mode
The msCAN08 is in Power Down mode when the CPU is in STOP mode.
When entering the Power Down mode, the msCAN08 immediately stops
all ongoing transmissions and receptions, potentially causing CAN
protocol violations. It is the user’s responsibility to take care that the
msCAN08 is not active when Power Down mode is entered. The
recommended procedure is to bring the msCAN08 into Sleep mode
before the STOP instruction is executed.
MC68HC08AZ32
19-can
MOTOROLA
msCAN08 Controller (msCAN08)
365
msCAN08 Controller (msCAN08)
To protect the CAN bus system from fatal consequences of violations to
the above rule, the msCAN08 will drive the TxCAN pin into recessive
state.
CPU WAIT mode
The msCAN08 module remains active during CPU WAIT mode. The
msCAN08 will stay synchronized to the CAN bus and will generate
enabled transmit, receive and error interrupts to the CPU. Any such
interrupt will bring the MCU out of WAIT mode.
Programmable
wake-up function
The msCAN08 can be programmed to apply a low-pass filter function to
the RxCAN input line while in internal sleep mode (see control bit WUPM
in msCAN08 module control register (CMCR1) on page 379). This
feature can be used to protect the msCAN08 from wake-up due to short
glitches on the CAN bus lines. Such glitches can result from
electromagnetic inference within noisy environments.
Timer link
The msCAN08 will generate a timer signal whenever a valid frame has
been received. Because the CAN specification defines a frame to be
valid if no errors occurred before the EOF field has been transmitted
successfully, the timer signal will be generated right after the EOF. A
pulse of one bit time is generated. As the msCAN08 receiver engine
receives also the frames being sent by itself, a timer signal will also be
generated after a successful transmission.
The previously described timer signal can be routed into the on-chip
Timer Interface Module (TIM). Under the control of the Timer Link
Enable (TLNKEN) bit in the CMCR0 will this signal be connected to the
Timer n Channel m input1.
After Timer n has been programmed to capture rising edge events it can
be used to generate 16-bit time stamps which can be stored under
software control with the received message.
1. The timer channel being used for the timer link is integration dependent.
MC68HC08AZ32
366
20-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Clock system
Clock system
Figure 7shows the structure of the msCAN08 clock generation circuitry
and its interaction with the Clock Generation Module (CGM). With this
flexible clocking scheme the msCAN08 is able to handle CAN bus rates
ranging from 10 kbps up to 1 Mbps.
OSC
CGMXCLK
/2
CGMOUT
(to SIM)
BCS
PLL
/2
CGM
MSCAN08
(2 * Bus Freq.)
/2
MSCANCLK
CLKSRC
Prescaler
(1 .. 64)
time quanta clock
Figure 7. Clocking scheme
The Clock Source Flag (CLKSRC) in the msCAN08 Module Control
Register (CMCR1) (see msCAN08 module control register (CMCR1) on
page 379) defines whether the msCAN08 is connected to the output of
the crystal oscillator or to the PLL output.
A programmable prescaler is used to generate from the msCAN08 clock
the time quanta (Tq) clock. A time quantum is the atomic unit of time
handled by the msCAN08. A bit time is subdivided into three segments1:
1. For further explanation of the under-lying concepts please refer to ISO/DIS 11519-1, Section
10.3.
MC68HC08AZ32
21-can
MOTOROLA
msCAN08 Controller (msCAN08)
367
msCAN08 Controller (msCAN08)
•
SYNC_SEG: This segment has a fixed length of one time
quantum. Signal edges are expected to happen within this section.
•
Time segment 1: This segment includes the PROP_SEG and the
PHASE_SEG1 of the CAN standard. It can be programmed by
setting the parameter TSEG1 to consist of 4 to 16 time quanta.
•
Time segment 2: This segment represents the PHASE_SEG2 of
the CAN standard. It can be programmed by setting the TSEG2
parameter to be 2 to 8 time quanta long.
The Synchronization Jump Width can be programmed in a range of 1 to
4 time quanta by setting the SJW parameter.
Above parameters can be set by programming the Bus Timing Registers
CBTR0-1 (see msCAN08 bus timing register 0 (CBTR0) on page 380
and msCAN08 bus timing register 1 (CBTR1) on page 381).
It is the user’s responsibility to make sure that his bit time settings are in
compliance with the CAN standard. Figure 8 and Table 3 give an
overview on the CAN conforming segment settings and the related
parameter values.
MC68HC08AZ32
368
22-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Clock system
NRZ Signal
SYNC
_SEG
Time Segment 1
Time Seg. 2
(PROP_SEG + PHASE_SEG1)
(PHASE_SEG2)
4 ... 16
2 ... 8
1
8... 25 Time Quanta
= 1 Bit Time
Transmit Point
Sample Point
(single or triple sampling)
Figure 8. Segments within the bit time
Table 3. CAN standard compliant bit time segment settings
Time Segment
1
TSEG1
Time Segment
2
TSEG2
Synchron.
Jump Width
SJW
5 .. 10
4 .. 9
2
1
1 .. 2
0 .. 1
4 .. 11
3 .. 10
3
2
1 .. 3
0 .. 2
5 .. 12
4 .. 11
4
3
1 .. 4
0 .. 3
6 .. 13
5 .. 12
5
4
1 .. 4
0 .. 3
7 .. 14
6 .. 13
6
5
1 .. 4
0 .. 3
8 .. 15
7 .. 14
7
6
1 .. 4
0 .. 3
9 .. 16
8 .. 15
8
7
1 .. 4
0 .. 3
MC68HC08AZ32
23-can
MOTOROLA
msCAN08 Controller (msCAN08)
369
msCAN08 Controller (msCAN08)
Memory map
The msCAN08 occupies 128 Byte in the CPU08 memory space. The
absolute mapping is implementation dependent with the base address
being a multiple of 128. The background receive buffer can only be read
in test mode.
$xx00
$xx08
$xx09
$xx0D
$xx0E
$xx0F
$xx10
$xx17
$xx18
$xx3F
$xx40
$xx4F
$xx50
$xx5F
$xx60
$xx6F
$xx70
$xx7F
CONTROL REGISTERS
9 BYTES
RESERVED
5 BYTES
ERROR COUNTERS
2 BYTES
IDENTIFIER FILTER
8 BYTES
RESERVED
40 BYTES
RECEIVE BUFFER
TRANSMIT BUFFER 0
TRANSMIT BUFFER 1
TRANSMIT BUFFER 2
Figure 9. MSCAN08 memory map
MC68HC08AZ32
370
24-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Programmer’s model of message storage
ProgrammerÕs model of message storage
The following section details the organisation of the receive and transmit
message buffers and the associated control registers. For reasons of
programmer interface simplification the receive and transmit message
buffers have the same outline. Each message buffer allocates 16 byte in
the memory map containing a 13 byte data structure. An additional
Transmit Buffer Priority Register (TBPR) is defined for the transmit
buffers.
Addr
Register Name
xxb0
Identifier Register 0
xxb1
Identifier Register 1
xxb2
Identifier Register 2
xxb3
Identifier Register 3
xxb4
Data Segment Register 0
xxb5
Data Segment Register 1
xxb6
Data Segment Register 2
xxb7
Data Segment Register 3
xxb8
Data Segment Register 4
xxb9
Data Segment Register 5
xxbA
Data Segment Register 6
xxbB
Data Segment Register 7
xxbC
Data Length Register
xxbD
Transmit Buffer Priority Register(1)
xxbE
unused
xxbF
unused
Figure 10. Message Buffer organisation
1. Not Applicable for Receive Buffers
Message Buffer
outline
Figure 11 shows the common 13 byte data structure of receive and
transmit buffers for extended identifiers. The mapping of standard
identifiers into the IDR registers is shown in Figure 12. All bits of the 13
byte data structure are undefined out of reset.
MC68HC08AZ32
25-can
MOTOROLA
msCAN08 Controller (msCAN08)
371
msCAN08 Controller (msCAN08)
Identifier registers
(IDRn)
The identifiers consist of either 11 bits (ID10 – ID0) for the standard,
or 29 bits (ID28 - ID0) for the extended format. ID10/28 is the most
significant bit and is transmitted first on the bus during the arbitration
procedure. The priority of an identifier is defined to be highest for the
smallest binary number.
ADDR
REGISTER
$xxb0
IDR0
$xxb1
IDR1
$xxb2
IDR2
$xxb3
IDR3
$xxb4
DSR0
$xxb5
DSR1
$xxb6
DSR2
$xxb7
DSR3
$xxb8
DSR4
$xxb9
DSR5
$xxbA
DSR6
$xxbB
DSR7
$xxbC
DLR
R/W
R
W
R
W
R
W
R
W
R
W
R
W
R
W
R
W
R
W
R
W
R
W
R
W
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
ID28
ID27
ID26
ID25
ID24
ID23
ID22
ID21
ID20
ID19
ID18
SRR (1)
IDE (1)
ID17
ID16
ID15
ID14
ID13
ID12
ID11
ID10
ID9
ID8
ID7
ID6
ID5
ID4
ID3
ID2
ID1
ID0
RTR
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DLC3
DLC2
DLC1
DLC0
R
W
Figure 11. Receive/Transmit Message Buffer extended identifier
MC68HC08AZ32
372
26-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Programmer’s model of message storage
SRR - Substitute Remote Request
This fixed recessive bit is used only in extended format. It must be set
to 1 by the user for transmission buffers and will be stored as received
on the CAN bus for receive buffers.
IDE - ID Extended
This flag indicates whether the extended or standard identifier format
is applied in this buffer. In case of a receive buffer the flag is set as
being received and indicates to the CPU how to process the buffer
identifier registers. In case of a transmit buffer the flag indicates to the
msCAN08 what type of identifier to send.
1 = Extended format (29 bit)
0 = Standard format (11 bit)
RTR — Remote transmission request
This flag reflects the status of the Remote Transmission Request bit
in the CAN frame. In case of a receive buffer it indicates the status of
the received frame and allows to support the transmission of an
answering frame in software. In case of a transmit buffer this flag
defines the setting of the RTR bit to be sent.
1 = Remote frame
0 = Data frame
ADDR
REGISTER
$xxb0
IDR0
$xxb1
IDR1
$xxb2
IDR2
$xxb3
IDR3
R/W
R
W
R
W
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
ID10
ID9
ID8
ID7
ID6
ID5
ID4
ID3
ID2
ID1
ID0
RTR
IDE(0)
R
W
R
W
Figure 12. Stadard identifier mapping registers
MC68HC08AZ32
27-can
MOTOROLA
msCAN08 Controller (msCAN08)
373
msCAN08 Controller (msCAN08)
Data length
register (DLR)
This register keeps the data length field of the CAN frame.
DLC3 – DLC0 — Data length code bits
The data length code contains the number of bytes (data byte count)
of the respective message. At transmission of a remote frame, the
data length code is transmitted as programmed while the number of
transmitted bytes is always 0. The data byte count ranges from 0 to 8
for a data frame. Table 4 shows the effect of setting the DLC bits.
Table 4. Data length codes
Data length code
Data segment
registers (DSRn)
DLC3
DLC2
DLC1
DLC0
Data
byte
count
0
0
0
0
0
0
0
0
1
1
0
0
1
0
2
0
0
1
1
3
0
1
0
0
4
0
1
0
1
5
0
1
1
0
6
0
1
1
1
7
1
0
0
0
8
The eight data segment registers contain the data to be transmitted or
being received. The number of bytes to be transmitted or being received
is determined by the data length code in the corresponding DLR.
MC68HC08AZ32
374
28-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Programmer’s model of message storage
Transmit buffer
priority registers
(TBPR)
TBPR
R
$xxbD
W
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
PRIO7
PRIO5
PRIO5
PRIO4
PRIO3
PRIO2
PRIO1
PRIO0
U
U
U
U
U
U
U
U
RESET
Figure 13.Transmit buffer priority register (TBPR)
PRIO7 - PRIO0— Local priority
This field defines the local priority of the associated message buffer.
The local priority is used for the internal prioritization process of the
msCAN08 and is defined to be highest for the smallest binary number.
The msCAN08 implements the following internal prioritization
mechanism:
CAUTION:
•
All transmission buffers with a cleared TXE flag participate in the
prioritization right before the SOF (Start of Frame) is sent.
•
The transmission buffer with the lowest local priority field wins the
prioritization.
•
In case of more than one buffer having the same lowest priority the
message buffer with the lower index number wins.
To ensure data integrity, no registers of the transmit buffers shall be
written while the associated TXE flag is cleared. Also, no registers of the
receive buffer shall be read while the RXF flag is cleared.
MC68HC08AZ32
29-can
MOTOROLA
msCAN08 Controller (msCAN08)
375
msCAN08 Controller (msCAN08)
ProgrammerÕs model of control registers
Overview
ADDR
The programmer’s model has been laid out for maximum simplicity and
efficiency. The Figure 14 gives an overview on the control register block
of the msCAN08:
REGISTER
R/W
BIT 7
BIT 6
BIT 5
BIT 4
R
0
0
0
SYNCH
BIT 3
0
0
0
0
0
SJW0
BRP5
BRP4
BRP3
BIT 1
BIT 0
$xx00
CMCR0
$xx01
CMCR1
$xx02
CBTR0
W
SJW1
$xx03
CBTR1
R
W*
SAMP
$xx04
CRFLG
$xx05
CRIER
$xx06
CTFLG
$xx07
CTCR
$xx08
CIDAC
$xx09-$
xx0D
reserved
$xx0E
CRXERR
$xx0F
CTXERR
$xx10
CIDAR0
R
W*
AC7
AC6
AC5
AC4
AC3
AC2
AC1
AC0
$xx11
CIDAR1
R
W*
AC7
AC6
AC5
AC4
AC3
AC2
AC1
AC0
$xx12
CIDAR2
R
W*
AC7
AC6
AC5
AC4
AC3
AC2
AC1
AC0
$xx13
CIDAR3
R
W*
AC7
AC6
AC5
AC4
AC3
AC2
AC1
AC0
W
R
TLNKEN
BIT 2
SLPAK
*
W
R
R
W
R
W
R
BRP1
BRP0
WUPIF RWRNIF TWRNIF RERRIF TERRIF BOFFIF
OVRIF
RXF
WUPIE RWRNIE TWRNIE RERRIE TERRIE BOFFIE
OVRIE
RXFIE
TXE1
TXE0
0
0
W
R
BRP2
WUPM CLKSRC
TSEG22 TSEG21 TSEG20 TSEG13 TSEG12 TSEG11 TSEG10
ABTAK2 ABTAK1 ABTAK0
0
W
R
LOOPB
SLPRQ SFTRES
0
ABTRQ2 ABTRQ1 ABTRQ0
0
*
W
IDAM1
IDAM0
0
0
TXE2
TXEIE2 TXEIE1 TXEIE0
0
IDHIT1
IDHIT0
R
W
R
W
R
W
RXERR7 RXERR6 RXERR5 RXERR4 RXERR3 RXERR2 RXERR1 RXERR0
TXERR7 TXERR6 TXERR5 TXERR4 TXERR3 TXERR2 TXERR1 TXERR0
= Unimplemented
Figure 14. MSCAN08 Control Register Structure
MC68HC08AZ32
376
30-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Programmer’s model of control registers
ADDR
REGISTER
R/W
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
$xx14
CIDMR0
R
W*
AM7
AM6
AM5
AM4
AM3
AM2
AM1
AM0
$xx15
CIDMR1
R
W*
AM7
AM6
AM5
AM4
AM3
AM2
AM1
AM0
$xx16
CIDMR2
R
W*
AM7
AM6
AM5
AM4
AM3
AM2
AM1
AM0
$xx17
CIDMR3
R
W*
AM7
AM6
AM5
AM4
AM3
AM2
AM1
AM0
= Unimplemented
Figure 14. MSCAN08 Control Register Structure (Continued)
msCAN08 module
control register
(CMCR0)
.
CMCR0
R
$xx00
W
RESET
BIT 7
BIT 6
BIT 5
BIT 4
0
0
0
SYNCH
0
0
0
0
BIT 3
TLNKEN
0
BIT 2
SLPAK
0
BIT 1
BIT 0
SLPRQ
SFTRES
0
1
= Unimplemented
Figure 15. Module control register 0 (CMCR0)
SYNCH — Synchronized status
This bit indicates whether the msCAN08 is synchronized to the CAN
bus and as such can participate in the communication process.
1 = msCAN08 is synchronized to the CAN bus
0 = msCAN08 is not synchronized to the CAN bus
TLNKEN - Timer enable
This flag is used to establish a link between the msCAN08 and the
on-chip timer (see Timer link on page 366).
1 = The msCAN08 timer signal output is connected to the timer.
0 = No connection.
MC68HC08AZ32
31-can
MOTOROLA
msCAN08 Controller (msCAN08)
377
msCAN08 Controller (msCAN08)
SLPAK — Sleep mode acknowledge
This flag indicates whether the msCAN08 is in module internal sleep
mode. It shall be used as a handshake for the sleep mode request
(see msCAN08 internal sleep mode on page 364).
1 = Sleep – The msCAN08 is in internal sleep mode.
0 = Wake-up – The msCAN08 will function normally.
SLPRQ — Sleep request, go to internal sleep mode
This flag allows to request the msCAN08 to go into an internal
power-saving mode (see msCAN08 internal sleep mode on page
364).
1 = Sleep – The msCAN08 will go into internal sleep mode if and
as long as there is no activity on the bus.
0 = Wake-up – The msCAN08 will function normally. If SLPRQ is
cleared by the CPU then the msCAN08 will wake up, but will
not issue a wake-up interrupt.
SFTRES— Soft reset
When this bit is set by the CPU, the msCAN08 immediately enters the
soft reset state. Any ongoing transmission or reception is aborted and
synchronization to the bus is lost.
The following registers will go into the same state as out of hard reset:
CMCR0, CRFLG, CRIER, CTFLG, CTCR.
The registers CMCR1, CBTR0, CBTR1, CIDAC, CIDAR0-3,
CIDMR0-3 can only be written by the CPU when the msCAN08 is in
soft reset state. The values of the error counters are not affected by
soft reset.
When this bit is cleared by the CPU, the msCAN08 will try to
synchronize to the CAN bus: If the msCAN08 is not in bus-off state it
will be synchronized after 11 recessive bits on the bus; if the
msCAN08 is in bus-off state it continues to wait for 128 occurrences
of 11 recessive bits.
1 = msCAN08 in soft reset state.
0 = Normal operation
MC68HC08AZ32
378
32-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Programmer’s model of control registers
msCAN08 module
control register
(CMCR1)
.
CMCR1
R
$xx01
W
RESET
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
0
0
0
0
0
0
0
0
0
0
BIT 2
BIT 1
BIT 0
LOOPB
WUPM
CLKSRC
0
0
0
= Unimplemented
Figure 16. Module control register 1 (CMCR1)
LOOPB - Loop back self test mode
When this bit is set the msCAN08 performs an internal loop back
which can be used for self test operation: the bit stream output of the
transmitter is fed back to the receiver. The RxCAN input pin is ignored
and the TxCAN output goes to the recessive state (1). Note that in this
state the msCAN08 ignores the ACK bit to insure proper reception of
its own message and will treat messages being received while in
transmission as received messages from remote nodes.
1 = Activate loop back self test mode
0 = Normal operation
WUPM - Wake-up mode
This flag defines whether the integrated low-pass filter is applied to
protect the msCAN08 from spurious wake-ups (see Programmable
wake-up function on page 366).
1 = msCAN08 will wake up the CPU only in case of dominant pulse
on the bus which has a length of at least approximately Twup.
0 = msCAN08 will wake up the CPU after any recessive to
dominant edge on the CAN bus.
CLKSRC - Clock source
This flag defines which clock source the msCAN08 module is driven
from (see Clock system on page 367).
1 = THE msCAN08 clock source is CGMOUT (see Figure 7).
0 = The msCAN08 clock source is CGMXCLK/2 (see Figure 7).
NOTE:
The CMCR1 register can only be written if the SFTRES bit in the
msCAN08 Module Control Register is set
MC68HC08AZ32
33-can
MOTOROLA
msCAN08 Controller (msCAN08)
379
msCAN08 Controller (msCAN08)
msCAN08 bus
timing register 0
(CBTR0)
CBTR0
R
$xx02
W
RESET
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SJW1
SJW0
BRP5
BRP4
BRP3
BRP2
BRP1
BRP0
0
0
0
0
0
0
0
0
Figure 17. Bus timing register 0
SJW1, SJW0 — Synchronization jump width
The synchronization jump width defines the maximum number of time
quanta (Tq) clock cycles by which a bit may be shortened, or
lengthened, to achieve resynchronization on data transitions on the
bus (see Table 5).
Table 5. Synchronization jump width
SJW1
SJW0
Synchronization jump width
0
0
1 Tq clock cycle
0
1
2 Tq clock cycles
1
0
3 Tq clock cycles
1
1
4 Tq clock cycles
BRP5 – BRP0 — Baud Rate Prescaler
These bits determine the time quanta (Tq) clock, which is used
to build up the individual bit timing, according to Table 6.
Table 6. Baud rate prescaler
BRP5
BRP4
BRP3
BRP2
BRP1
BRP0
Prescaler
value (P)
0
0
0
0
0
0
1
0
0
0
0
0
1
2
0
0
0
0
1
0
3
0
0
0
0
1
1
4
:
:
:
:
:
:
:
:
:
:
:
:
:
:
1
1
1
1
1
1
64
MC68HC08AZ32
380
34-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Programmer’s model of control registers
NOTE:
msCAN08 bus
timing register 1
(CBTR1)
The CBTR0 register can only be written if the SFTRES bit in the
MSCAN08 Module Control Register is set.
.
CBTR1
R
$xx03
W
RESET
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SAMP
TSEG22
TSEG21
TSEG20
TSEG13
TSEG12
TSEG11
TSEG10
0
0
0
0
0
0
0
0
Figure 18. Bus timing register 1
SAMP — Sampling
This bit determines the number of samples of the serial bus to be
taken per bit time. If set three samples per bit are taken, the regular
one (sample point) and two preceding samples, using a majority rule.
For higher bit rates SAMP should be cleared, which means that only
one sample will be taken per bit.
1 = Three samples per bit.
0 = One sample per bit.
TSEG22 – TSEG10 — Time segment
Time segments within the bit time fix the number of clock cycles per
bit time, and the location of the sample point.
Time segment 1 (TSEG1) and time segment 2 (TSEG2) are
programmable as shown in Table 8.
The bit time is determined by the oscillator frequency, the baud rate
prescaler, and the number of time quanta (Tq) clock cycles per bit (as
shown above).
NOTE:
The CBTR1 register can only be written if the SFTRES bit in the
msCAN08 Module Control Register is set
MC68HC08AZ32
35-can
MOTOROLA
msCAN08 Controller (msCAN08)
381
msCAN08 Controller (msCAN08)
Table 7. Time segment syntax
SYNC_SEG
System expects transitions to occur on
the bus during this period.
Transmit point
A node in transmit mode will transfer a
new value to the CAN bus at this point.
Sample point
A node in receive mode will sample the
bus at this point. If the three samples per
bit option is selected then this point
marks the position of the third sample.
.
Table 8. Time segment values
TSEG TSEG TSEG TSEG
13
12
11
10
TSEG TSEG TSEG
22
21
20
Time segment 1
Time segment 2
0
0
0
0
1 Tq clock cycle
0
0
0
1 Tq clock cycle
0
0
0
1
2 Tq clock cycles
0
0
1
2 Tq clock cycles
0
0
1
0
3 Tq clock cycles
.
.
.
.
0
0
1
1
4 Tq clock cycles
.
.
.
.
.
.
.
.
.
1
1
1
8 Tq clock cycles
.
.
.
.
.
1
1
1
1
16 Tq clock cycles
msCAN08 receiver
flag register
(CRFLG)
All bits of this register are read and clear only. A flag can be cleared by
writing a 1 to the corresponding bit position. A flag can only be cleared
when the condition which caused the setting is no more valid. Writing a
0 has no effect on the flag setting. Every flag has an associated interrupt
enable flag in the CRIER register. A hard or soft reset will clear the
register.
CRFLG
R
$xx04
W
RESET
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
WUPIF
RWRNIF
TWRNIF
RERRIF
TERRIF
BOFFIF
OVRIF
RXF
0
0
0
0
0
0
0
0
Figure 19. Receiver flag register
MC68HC08AZ32
382
36-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Programmer’s model of control registers
WUPIF — Wake-up interrupt flag
If the msCAN08 detects bus activity whilst it is asleep, it clears the
SLPAK bit in the CMCR0 register; the WUPIF bit will then be set. If
not masked, a Wake-Up interrupt is pending while this flag is set.
1 = msCAN08 has detected activity on the bus and requested
wake-up.
0 = No wake-up activity has been observed while in sleep mode.
RWRNIF — Receiver warning interrupt flag
This bit will be set when the msCAN08 went into warning status due
to the Receive Error counter being in the range of 96 to 127. If not
masked, an Error interrupt is pending while this flag is set.
1 = msCAN08 went into receiver warning status.
0 = No receiver warning status has been reached.
TWRNIF — Transmitter warning interrupt flag
This bit will be set when the msCAN08 went into warning status due
to the Transmit Error counter being in the range of 96 to 127. If not
masked, an Error interrupt is pending while this flag is set.
1 = msCAN08 went into transmitter warning status.
0 = No transmitter warning status has been reached.
RERRIF — Receiver error Passive Interrupt Flag
This bit will be set when the msCAN08 went into error passive status
due to the Receive Error counter exceeded 127. If not masked, an
Error interrupt is pending while this flag is set.
1 = msCAN08 went into receiver error passive status.
0 = No receiver error passive status has been reached.
TERRIF — Transmitter Error Passive Interrupt Flag
This bit will be set when the msCAN08 went into error passive status
due to the Transmit Error counter exceeded 127. If not masked, an
Error interrupt is pending while this flag is set.
1 = msCAN08 went into transmitter error passive status.
0 = No transmitter error passive status has been reached.
MC68HC08AZ32
37-can
MOTOROLA
msCAN08 Controller (msCAN08)
383
msCAN08 Controller (msCAN08)
BOFFIF — Bus-Off Interrupt Flag
This bit will be set when the msCAN08 went into bus-off status, due
to the Transmit Error counter exceeded 255. If not masked, an Error
interrupt is pending while this flag is set.
1 = msCAN08 went into bus-off status.
0 = No bus-off status has been reached.
OVRIF — Overrun Interrupt Flag
This bit will be set when a data overrun condition occurred. If not
masked, an Error interrupt is pending while this flag is set.
1 = A data overrun has been detected.
0 = No data overrun has occurred.
RXF — Receive Buffer Full
The RXF flag is set by the msCAN08 when a new message is
available in the foreground receive buffer. This flag indicates whether
the buffer is loaded with a correctly received message. After the CPU
has read that message from the receive buffer the RXF flag must be
handshaken to release the buffer. A set RXF flag prohibits the
exchange of the background receive buffer into the foreground buffer.
In that case the msCAN08 will signal an overload condition. If not
masked, a Receive interrupt is pending while this flag is set.
1 = The receive buffer is full. A new message is available.
0 = The receive buffer is released (not full).
NOTE:
The CRFLG register is held in the reset state when the SFTRES bit in
CMCR0 is set.
MC68HC08AZ32
384
38-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Programmer’s model of control registers
msCAN08
Receiver Interrupt
Enable Register
(CRIER)
CRIER
R
$xx05
W
RESET
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
WUPIE
RWRNIE
TWRNIE
RERRIE
TERRIE
BOFFIE
OVRIE
RXFIE
0
0
0
0
0
0
0
0
Figure 20. Receiver Interrupt Enable Register
WUPIE — Wake-up Interrupt Enable
1 = A wake-up event will result in a wake-up interrupt.
0 = No interrupt will be generated from this event.
RWRNIE — Receiver Warning Interrupt Enable
1 = A receiver warning status event will result in an error interrupt.
0 = No interrupt will be generated from this event.
TWRNIE — Transmitter Warning Interrupt Enable
1 = A transmitter warning status event will result in an error
interrupt.
0 = No interrupt will be generated from this event.
RERRIE — Receiver Error Passive Interrupt Enable
1 = A receiver error passive status event will result in an error
interrupt.
0 = No interrupt will be generated from this event.
TERRIE — Transmitter Error Passive Interrupt Enable
1 = A transmitter error passive status event will result in an error
interrupt.
0 = No interrupt will be generated from this event.
BOFFIE — Bus-Off Interrupt Enable
1 = A bus-off event will result in an error interrupt.
0 = No interrupt will be generated from this event.
OVRIE — Overrun Interrupt Enable
1 = An overrun event will result in an error interrupt.
0 = No interrupt will be generated from this event.
MC68HC08AZ32
39-can
MOTOROLA
msCAN08 Controller (msCAN08)
385
msCAN08 Controller (msCAN08)
RXFIE — Receiver Full Interrupt Enable
1 = A receive buffer full (successful message reception) event will
result in a receive interrupt.
0 = No interrupt will be generated from this event.
NOTE:
msCAN08
Transmitter Flag
Register (CTFLG)
The CRIER register is held in the reset state when the SFTRES bit in
CMCR0 is set.
All bits of this register are read and clear only. A flag can be cleared by
writing a 1 to the corresponding bit position. Writing a 0 has no effect on
the flag setting. Every flag has an associated interrupt enable flag in the
CTCR register. A hard or soft reset will clear the register.
CTFLG
R
$xx06
W
RESET
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
0
ABTAK2
ABTAK1
ABTAK0
0
0
0
0
0
0
BIT 2
BIT 1
BIT 0
TXE2
TXE1
TXE0
1
1
1
= Unimplemented
Figure 21. Transmitter Flag Register
ABTAK2 - ABTAK0 — Abort Acknowledge
This flag acknowledges that a message has been aborted due to a
pending abort request from the CPU. After a particular message
buffer has been flagged empty, this flag can be used by the
application software to identify whether the message has been
aborted successfully or has been sent in the meantime. The flag is
reset implicitly whenever the associated TXE flag is set to 0.
1 = The message has been aborted.
0 = The massage has not been aborted, thus has been sent out.
TXE2 - TXE0 —Transmitter Buffer Empty
This flag indicates that the associated transmit message buffer is
empty, thus not scheduled for transmission. The CPU must
handshake (clear) the flag after a message has been set up in the
transmit buffer and is due for transmission. The msCAN08 will set the
flag after the message has been sent successfully. The flag will also
be set by the msCAN08 when the transmission request was
MC68HC08AZ32
386
40-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Programmer’s model of control registers
successfully aborted due to a pending abort request (see msCAN08
Transmitter Control Register (CTCR) on page 387). If not masked, a
Transmit interrupt is pending while this flag is set.
A reset of this flag will also reset the Abort Acknowledge (ABTAK,
see above) and the Abort Request (ABTRQ) (see msCAN08 Transmitter Control Register (CTCR) on page 387), flags of the particular
buffer.
1 = The associated message buffer is empty (not scheduled).
0 = The associated message buffer is full (loaded with a message
due for transmission).
NOTE:
The CTFLG register is held in the reset state when the SFTRES bit in
CMCR0 is set.
msCAN08
Transmitter Control
Register (CTCR)
BIT 7
CTCR
R
$xx07
W
RESET
0
0
BIT 6
BIT 5
BIT 4
ABTRQ2
ABTRQ1
ABTRQ0
0
0
0
BIT 3
0
0
BIT 2
BIT 1
BIT 0
TXEIE2
TXEIE1
TXEIE0
0
0
0
= Unimplemented
Table 9. Transmitter Control Register
ABTRQ2 - ABTRQ0 — Abort Request
The CPU sets this bit to request that an already scheduled message
buffer (TXE = 0) shall be aborted. The msCAN08 will grant the
request when the message is not already under transmission. When
a message is aborted the associated TXE and the Abort
Acknowledge flag ABTAK) (see msCAN08 Transmitter Flag Register
(CTFLG) on page 386), will be set and an TXE interrupt will occur if
enabled. The CPU can not reset ABTRQx. ABTRQx is reset implicitly
whenever the associated TXE flag is set.
1 = Abort request pending.
0 = No abort request.
MC68HC08AZ32
41-can
MOTOROLA
msCAN08 Controller (msCAN08)
387
msCAN08 Controller (msCAN08)
TXEIE2 - TXEIE0 — Transmitter Empty Interrupt Enable
1 = A transmitter empty (transmit buffer available for transmission)
event will result in a transmitter empty interrupt.
0 = No interrupt will be generated from this event.
NOTE:
The CTCR register is held in the reset state when the SFTRES bit in
CMCR0 is set.
msCAN08
Identifier
Acceptance
Control Register
(CIDAC)
CIDAC
R
$xx08
W
RESET
BIT 7
BIT 6
0
0
0
0
BIT 5
BIT 4
IDAM1
IDAM0
0
0
BIT 3
BIT 2
BIT 1
BIT 0
0
0
IDHIT1
IDHIT0
0
0
0
0
= Unimplemented
Figure 22. Identifier Acceptance Control Register
IDAM1- IDAM0— Identifier Acceptance Mode
The CPU sets these flags to define the identifier acceptance filter
organization (see Identifier acceptance filter on page 356). Table 10
summarizes the different settings. In “Filter Closed” mode no
messages will be accepted such that the foreground buffer will never
be reloaded.
Table 10. Identifier Acceptance Mode Settings
IDAM1
IDAM0
Identifier Acceptance Mode
0
0
Single 32 bit Acceptance Filter
0
1
Two 16 bit Acceptance Filter
1
0
Four 8 bit Acceptance Filters
1
1
Filter Closed
MC68HC08AZ32
388
42-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Programmer’s model of control registers
IDHIT1- IDHIT0— Identifier Acceptance Hit Indicator
The msCAN08 sets these flags to indicate an identifier acceptance hit
(see Identifier acceptance filter on page 356). Table 11 summarizes
the different settings.
Table 11. Identifier Acceptance Hit Indication
IDHIT1
IDHIT0
Identifier Acceptance Hit
0
0
Filter 0 Hit
0
1
Filter 1 Hit
1
0
Filter 2 Hit
1
1
Filter 3 Hit
The IDHIT indicators are always related to the message in the
foreground buffer. When a message gets copied from the background to
the foreground buffer the indicators are updated as well.
NOTE:
The CIDAC register can only be written if the SFTRES bit in the
msCAN08 Module Control Register is set.
msCAN08 Receive
Error Counter
(CRXERR)
BIT 7
CRXERR
R RXERR7
$xx0E
W
RESET
0
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
RXERR6
RXERR5
RXERR4
RXERR3
RXERR2
RXERR1
RXERR0
0
0
0
0
0
0
0
= Unimplemented
Figure 23. Receive Error Counter
This register reflects the status of the msCAN08 receive error counter.
The register is read only.
MC68HC08AZ32
43-can
MOTOROLA
msCAN08 Controller (msCAN08)
389
msCAN08 Controller (msCAN08)
msCAN08 Transmit
Error Counter
(CTXERR)
BIT 7
CTXERR
R TXERR7
$xx0F
W
RESET
0
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
TXERR6
TXERR5
TXERR4
TXERR3
TXERR2
TXERR1
TXERR0
0
0
0
0
0
0
0
= Unimplemented
Figure 24. Transmit Error Counter
This register reflects the status of the msCAN08 transmit error counter.
The register is read only.
NOTE:
msCAN08
Identifier
Acceptance
Registers
(CIDAR0-3)
Both error counters may only be read when in Sleep or SOft Reset
Mode.
On reception each message is written into the background receive
buffer. The CPU is only signalled to read the message however, if it
passes the criteria in the identifier acceptance and identifier mask
registers (accepted); otherwise, the message will be overwritten by the
next message (dropped).
The acceptance registers of the msCAN08 are applied on the IDR0 to
IDR3 registers of incoming messages in a bit by bit manner.
For extended identifiers all four acceptance and mask registers are
applied. For standard identifiers only the first two (IDAR0, IDAR1) are
applied. In the latter case it is required to program the mask register
CIDMR1 in the three last bits (AC2 - AC0) to ‘don’t care’.
MC68HC08AZ32
390
44-can
msCAN08 Controller (msCAN08)
MOTOROLA
msCAN08 Controller (msCAN08)
Programmer’s model of control registers
CIDAR0
$xx10
R
W
CIDAR1
R
$xx11
W
CIDAR2
R
$xx12
W
CIDAR3
R
$xx13
W
RESET
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
AC7
AC6
AC5
AC4
AC3
AC2
AC1
AC0
AC7
AC6
AC5
AC4
AC3
AC2
AC1
AC0
AC7
AC6
AC5
AC4
AC3
AC2
AC1
AC0
AC7
AC6
AC5
AC4
AC3
AC2
AC1
AC0
U
U
U
U
U
U
U
U
U
= Unaffected
Figure 25. Identifier Acceptance Registers
AC7 – AC0 — Acceptance Code Bits
AC7 – AC0 comprise a user defined sequence of bits with which the
corresponding bits of the related identifier register (IDRn) of the
receive message buffer are compared. The result of this comparison
is then masked with the corresponding identifier mask register.
NOTE:
msCAN08
Identifier Mask
Registers
(CIDMR0-3)
The CIDAR0-3 registers can only be written if the SFTRES bit in the
msCAN08 Module Control Register is set
The identifier mask register specifies which of the corresponding bits in
the identifier acceptance register are relevant for acceptance filtering.
R
CIDMR0
$xx14
W
CIDMR1
R
$xx15
W
CIDMR2
R
$xx16
W
CIDMR3
R
$xx17
W
RESET
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
AM7
AM6
AM5
AM4
AM3
AM2
AM1
AM0
AM7
AM6
AM5
AM4
AM3
AM2
AM1
AM0
AM7
AM6
AM5
AM4
AM3
AM2
AM1
AM0
AM7
AM6
AM5
AM4
AM3
AM2
AM1
AM0
U
U
U
U
U
U
U
U
U
= Unaffected
Figure 26. Identifier Mask Registers
MC68HC08AZ32
45-can
MOTOROLA
msCAN08 Controller (msCAN08)
391
msCAN08 Controller (msCAN08)
AM7 – AM0 — Acceptance Mask Bits
If a particular bit in this register is cleared this indicates that the
corresponding bit in the identifier acceptance register must be the
same as its identifier bit, before a match will be detected. The
message will be accepted if all such bits match. If a bit is set, it
indicates that the state of the corresponding bit in the identifier
acceptance register will not affect whether or not the message is
accepted.
Bit description:
1 = Ignore corresponding acceptance code register bit.
0 = Match corresponding acceptance code register and identifier
bits.
NOTE:
The CIDMR0-3 registers can only be written if the SFTRES bit in the
msCAN08 Module Control Register is set
MC68HC08AZ32
392
46-can
msCAN08 Controller (msCAN08)
MOTOROLA
Specifications
Specifications
Contents
Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 394
Functional Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 395
Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 395
5.0 Volt DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 396
Control Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 397
ADC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 398
5.0 vdc ± 0.5v Serial Peripheral Interface (SPI) Timing . . . . . . . . . . 399
CGM Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 402
CGM Component Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 402
CGM Acquisition/Lock Time Information. . . . . . . . . . . . . . . . . . . . . . 403
Timer Module Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 404
Memory Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 404
EBI Timings in High PerformanceMod . . . . . . . . . . . . . . . . . . . . . . . 405
EBI Timings in Low Noise Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . 407
Mechanical Specifications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 409
64-pin Quad Flat Pack (QFP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 410
100-pin Thin Quad Flat Pack (TQFP) . . . . . . . . . . . . . . . . . . . . . . 411
NOTE:
Every effort has been made to ensure the accuracy of the values
contained in this section. The values are subject to change however until
the device has been extensively characterised over the specified
operating range and manufacturing process.
MC68HC08AZ32
1-specs
MOTOROLA
Specifications
393
SpeciÞcations
Maximum Ratings
Maximum ratings are the extreme limits to which the MCU can be
exposed without permanently damaging it.
NOTE:
This device is not guaranteed to operate at the maximum ratings. Refer
to 5.0 Volt DC Electrical Characteristics on page 396 for guaranteed
operating conditions.
Rating
Symbol
Value
Unit
Supply Voltage
VDD
–0.3 to +6.0
V
Input Voltage
VIN
VSS –0.3 to VDD +0.3
V
I
± 25
mA
Storage Temperature
TSTG
–55 to +150
°C
Maximum Current out of VSS
IMVSS
100
mA
Maximum Current into VDD
IMVDD
100
mA
VHI
VDD to VDD + 2
V
Maximum Current Per Pin
Excluding VDD and VSS
Reset IRQ Input Voltage
NOTE: Voltages are referenced to VSS.
NOTE:
This device contains circuitry to protect the inputs against damage due
to high static voltages or electric fields; however, it is advised that normal
precautions be taken to avoid application of any voltage higher than
maximum-rated voltages to this high-impedance circuit. For proper
operation, it is recommended that VIN and VOUT be constrained to the
range VSS ≤ (VIN or VOUT) ≤ VDD. Reliability of operation is enhanced if
unused inputs are connected to an appropriate logic voltage level (for
example, either VSS or VDD).
MC68HC08AZ32
394
2--specs
Specifications
MOTOROLA
Specifications
Functional Operating Range
Functional Operating Range
Rating
Operating Temperature Range
Operating Voltage Range
NOTE:
Symbol
Value
Unit
TA
–40 to 85
°C
VDD
5.0 ± 0.5v
V
For applications which use the LVI, Motorola guarantee the functionality
of the device down to the LVI trip point (VLVII).
Thermal Characteristics
Characteristic
Symbol
Value
Unit
Thermal Resistance
QFP (64 Pins)
θJA
70
°C/W
I/O Pin Power Dissipation
PI/O
User Determined
W
Power Dissipation (see Note 1)
PD
PD = (IDD x VDD) + PI/O
= K/(TJ + 273 °C
W
Constant (see Note 2)
K
PD x (TA + 273 °C)
+ (PD2 x θJA)
W/°C
Average Junction Temperature
TJ
Maximum Junction Temperature
TJM
TA = PD
x θJA
125
°C
°C
NOTES:
1. Power dissipation is a function of temperature.
2. K is a constant unique to the device. K can be determined froma known TA and measured
PD. With this value of K , PD , and TJ can be determined for any value of TA.
MC68HC08AZ32
3-specs
MOTOROLA
Specifications
395
SpeciÞcations
5.0 Volt DC Electrical Characteristics
Charateristic
Symbol
Min
Typ
Max
Unit
Output High Voltage
(ILOAD = –2.0 mA) All Ports and EBI pins
VOH
VDD –0.8
—
—
V
Output Low Voltage
(ILOAD = 1.6 mA) All Ports and EBI pins
VOL
—
—
0.4
V
Input High Voltage
All Ports,EBI pins,IRQs, RESET, OSC1
VIH
0.7 x VDD
—
VDD
V
Input Low Voltage
All Ports, EBI pins,IRQs, RESET, OSC1
VIL
VSS
—
0.3 x VDD
V
—
—
24
12
28
14
mA
mA
—
—
—
—
20
50
300
400
100
150
500
600
µA
µA
µA
µA
VDD + VDDA Supply Current
Run (see Note 3)
Wait (see Note 4)
Stop (see Note 5)
25 °C
–40 °C to +125 °C
25 °C with LVI Enabled
–40 °C to +125 °C with LVI Enabled
IDD
I/O Ports Hi-Z Leakage Current
IL
—
—
±1
µA
Input Current
IIN
—
—
±1
µA
Capacitance
Ports (As Input or Output)
COUT
CIN
—
—
—
—
12
8
pF
Low-Voltage Reset Inhibit
VLVII
---
4.2
—
V
Low-Voltage Reset Inhibit/Recover Hysteresis
HLVI
—
200
—
mV
POR ReArm Voltage (see Note 6)
VPOR
0
—
200
mV
POR Reset Voltage (see Note 7)
VPORRST
0
—
800
mV
POR Rise Time Ramp Rate (see Note 8)
RPOR
0.02
—
—
V/ms
High COP Disable Voltage (see Note 9)
VHI
VDD
VDD + 2
V
1.VDD = 5.0 Vdc ± 0.5v, VSS = 0 Vdc, TA = –40 °C to +85 °C, unless otherwise noted.
2.Typical values reflect average measurements at midpoint of voltage range, 25 °C only.
3.Run (Operating) IDD measured using external square wave clock source (fOP = 8.4 MHz). All inputs 0.2 V from rail.
No dc loads. Less than 100 pF on all outputs. CL = 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run IDD. Measured with all modules enabled.
4.Wait IDD measured using external square wave clock source (fOP = 8.4 MHz). All inputs 0.2 Vdc from rail. No dc
loads. Less than 100 pF on all outputs, CL = 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance
linearly affects wait IDD. Measured with all modules enabled.
5.Stop IDD measured with OSC1 = VSS.
6.Maximum is highest voltage that POR is guaranteed.
7.Maximum is highest voltage that POR is possible.
8.If minimum VDD is not reached before the internal POR reset is released, RST must be driven low externally until
minimum VDD is reached.
9.See Computer Operating Properly Module (COP) on page 149.
MC68HC08AZ32
396
4-specs
Specifications
MOTOROLA
Specifications
Control Timing
Control Timing
Characteristic
Symbol
Min
Max
Unit
fBUS
—
8.4 M
Hz
RESET Pulse Width Low
tRL
1.5
—
tcyc
IRQ Interrupt Pulse Width Low (Edge-Triggered)
tILHI
1.5
—
tcyc
IRQ Interrupt Pulse Period
tILIL
Note 3
—
tcyc
EEPROM Programming Time per Byte
tEEPGM
10
—
ms
EEPROM Erasing Time per Byte
tEBYTE
10
—
ms
EEPROM Erasing Time per Block
tEBLOCK
10
—
ms
EEPROM Erasing Time per Bulk
tEBULK
10
—
ms
EEPROM Programming Voltage Discharge Period
tEEFPV
100
200
µs
16-Bit Timer (see Note 2)
Input Capture Pulse Width (see Note 3)
Input Capture Period
tTH, tTL
tTLTL
2
Note 4
—
—
tcyc
tWUP
2
5
µs
Bus Operating Frequency (4.5–5.5 V — VDD Only)
MSCAN Wake-up Filter Pulse Width (see Note 5)
1.VDD = 5.0 Vdc ± 0.5v, VSS = 0 Vdc, TA = –40 °C to +85 °C, unless otherwise noted.
2.The 2-bit timer prescaler is the limiting factor in determining timer resolution.
3.Refer to Table 2. Mode, edge, and level selection on page290 and supporting note.
4.The minimum period tTLTL or tILIL should not be less than the number of cycles it takes to execute the capture interrupt
service routine plus TBD tcyc.
5. The minimum pulse width to wake up the MSCAN module is guaranteed by design but not tested.
MC68HC08AZ32
5-specs
MOTOROLA
Specifications
397
SpeciÞcations
ADC Characteristics
Characteristic
Min
Max
Unit
Resolution
8
8
Bits
Absolute Accuracy
(VREFL = 0 V, VDDA = VREFH = 5 V ± 0.5v)
–1
+1
LSB
Includes
Quantization
VREFL
VREFH
V
VREFL = VSSA
Power-Up Time
16
17
µs
Conversion Time
Period
Input Leakage (see Note 3)
Ports B and D
—
±1
µA
Conversion Time
16
17
ADC
Clock
Cycles
Conversion Range (see Note 1)
Monotonicity
Comments
Includes Sampling
Time
Inherent within Total Error
Zero Input Reading
00
01
Hex
VIN = VREFL
Full-Scale Reading
FE
FF
Hex
VIN = VREFH
Sample Time (see Note 2)
5
—
ADC
Clock
Cycles
Input Capacitance
—
8
pF
Not Tested
ADC Internal Clock
500 k
1.048 M
Hz
Tested Only at 1 MHz
Analog Input Voltage
VREFL
VREFH
V
1.VDD = 5.0 Vdc ± 0.5v, VSS = 0 Vdc, VDDA/VDDAREF = 5.0 Vdc ± 0.5v, VSSA = 0 Vdc, VREFH = 5.0 Vdc ± 0.5v
2.Source impedances greater than 10 kΩ adversely affect internal RC charging time during input sampling.
3.The external system error caused by input leakage current is approximately equal to the product of R
source and input current.
MC68HC08AZ32
398
6-specs
Specifications
MOTOROLA
Specifications
5.0 vdc ± 0.5v Serial Peripheral Interface (SPI) Timing
5.0 vdc ± 0.5v Serial Peripheral Interface (SPI) Timing
Num
Symbol
Min
Max
Unit
Operating Frequency (see Note 3)
Master
Slave
fBUS(M)
fBUS(S)
fBUS/128
dc
fBUS/2
fBUS
MHz
1
Cycle Time
Master
Slave
tcyc(M)
tcyc(S)
2
1
128
—
tcyc
2
Enable Lead Time
tLead
15
—
ns
3
Enable Lag Time
tLag
15
—
ns
4
Clock (SCK) High Time
Master
Slave
tW(SCKH)M
tW(SCKH)S
100
50
—
—
ns
5
Clock (SCK) Low Time
Master
Slave
tW(SCKL)M
tW(SCKL)S
100
50
—
—
ns
6
Data Setup Time (Inputs)
Master
Slave
tSU(M)
tSU(S)
45
5
—
—
ns
7
Data Hold Time (Inputs)
Master
Slave
tH(M)
tH(S)
0
15
—
—
ns
tA(CP0)
tA(CP1)
0
0
40
20
ns
8
Characteristic
Access Time, Slave (see Note 4)
CPHA = 0
CPHA = 1
9
Slave Disable Time (Hold Time to High-Impedance
State) (see Note 5)
tDIS
—
25
ns
10
Data Valid Time after Enable Edge (see Note 6)
Master
Slave
tV(M)
tV(S)
—
—
10
40
ns
11
Data Hold Time (Outputs, after Enable Edge)
Master
Slave
tHO(M)
tHO(S)
0
5
—
—
ns
1.
2.
3.
4.
5.
6.
All timing is shown with respect to 30% VDD and 70% VDD, unless otherwise noted; assumes 100 pF load on all SPI
pins.
Item numbers refer to dimensions in Figure 1 and Figure 2.
fBUS = the currently active bus frequency for the microcontroller.
Time to data active from high-impedance state.
Hold time to high-impedance state.
With 100 pF on all SPI pins
MC68HC08AZ32
7-specs
MOTOROLA
Specifications
399
SpeciÞcations
SS
INPUT
SS PIN OF MASTER HELD HIGH
12
1
13
12
5
SCK (CPOL = 0)
OUTPUT NOTE
4
12
13
5
SCK (CPOL = 1)
OUTPUT NOTE
4
6
MISO
INPUT
MSB IN
10 (REF)
BIT 6–1
LSB IN
11
MOSI
OUTPUT
10
MASTER MSB OUT
7
11 (REF)
BIT 6–1
MASTER LSB OUT
13
12
NOTE: This first clock edge is generated internally, but is not seen at the SCK pin.
a) SPI Master Timing (CPHA = 0)
SS
INPUT
SS PIN OF MASTER HELD HIGH
1
SCK (CPOL = 0)
OUTPUT
13
12
5
NOTE
4
12
SCK (CPOL = 1)
OUTPUT
13
5
NOTE
4
6
MISO
INPUT
MSB IN
10 (REF)
MOSI
OUTPUT
BIT 6–1
11
LSB IN
10
MASTER MSB OUT
7
BIT 6–1
13
11
MASTER LSB OUT
12
NOTE: This last clock edge is generated internally, but is not seen at the SCK pin.
b) SPI Master Timing (CPHA = 1)
Figure 1. SPI Master Timing Diagram
MC68HC08AZ32
400
8-specs
Specifications
MOTOROLA
Specifications
5.0 vdc ± 0.5v Serial Peripheral Interface (SPI) Timing
SS
INPUT
1
SCK (CPOL = 0)
INPUT
13
12
12
13
3
5
4
2
SCK (CPOL = 1)
INPUT
5
4
8
MISO
INPUT
SLAVE MSB OUT
6
MOSI
OUTPUT
BIT 6–1
10
7
SLAVE LSB OUT
11
NOTE
11
BIT 6–1
MSB IN
9
LSB IN
NOTE: Not defined but normally MSB of character just received.
a) SPI Slave Timing (CPHA = 0)
SS
INPUT
13
1
SCK (CPOL = 0)
INPUT
12
5
4
2
SCK (CPOL = 1)
INPUT
8
MISO
OUTPUT
3
5
4
10
NOTE
SLAVE MSB OUT
6
MOSI
INPUT
12
7
13
BIT 6–1
10
MSB IN
9
SLAVE LSB OUT
11
BIT 6–1
LSB IN
NOTE: Not defined but normally LSB of character previously transmitted.
a) SPI Slave Timing (CPHA = 1)
Figure 2. SPI Slave Timing Diagram
MC68HC08AZ32
9-specs
MOTOROLA
Specifications
401
SpeciÞcations
CGM Operating Conditions
Characteristic
Symbol
Min
Typ
Max
VDD
4.5 V
—
5.5 V
Crystal Reference Frequency
fRCLK
1
4.9152 MHz
8
Module Crystal Reference
Frequency
fXCLK
—
4.9152 MHz
—
Same Frequency as
fRCLK
Range Nom. Multiplier (MHz)
fNOM
—
4.9152
—
4.5–5.5 V, VDD only
VCO Center-of-Range Frequency
(MHz)
fVRS
4.9152
—
32.0
4.5–5.5 V, VDD only
VCO Operating Frequency (MHZ)
fVCLK
4.9152
—
32.0
Symbol
Min
Typ
Max
Crystal Load Capacitance
CL
—
—
—
Consult Crystal
Manufacturer’s Data
Crystal Fixed Capacitance
C1
—
2 x CL
—
Consult Crystal
Manufacturer’s Data
Crystal Tuning Capacitance
C2
—
2 x CL
—
Consult Crystal
Manufacturer’s Data
Operating Voltage
Comments
CGM Component Information
Description
Filter Capacitor Multiply Factor
Filter Capacitor
Bypass Capacitor
CFACT
0.0154
CF
CFACT x
(VDDA/
fXCLK)
CBYP
—
—
MC68HC08AZ32
402
0.1 µF
Comments
F/s V
See External filter
—
—
capacitor pin
(CGMXFC) on page
107.
CBYP must provide
low AC impedance
from f = fXCLK/100 to
100 x fVCLK, so series
resistance must be
considered.
10-specs
Specifications
MOTOROLA
Specifications
CGM Acquisition/Lock Time Information
CGM Acquisition/Lock Time Information
Description
Symbol
Min
Typ
Max
Notes
Manual Mode Time to Stable
tACQ
—
(8 x VDDA)/(fXCLK x KACQ)
—
If CF Chosen
Correctly
Manual Stable to Lock Time
tAL
—
(4 x VDDA)/(fXCLK x KTRK)
—
If CF Chosen
Correctly
Manual Acquisition Time
tLOCK
—
tACQ+tAL
—
Tracking Mode Entry
Frequency Tolerance
DTRK
0
—
± 3.6%
Acquisition Mode Entry
Frequency Tolerance
DUNT
± 6.3%
—
± 7.2%
LOCK Entry Freq. Tolerance
DLOCK
0
—
± 0.9%
LOCK Exit Freq. Tolerance
DUNL
± 0.9%
—
± 1.8%
Reference Cycles per
Acquisition Mode
Measurement
nACQ
—
32
—
Reference Cycles per
Tracking Mode
Measurement
nTRK
—
128
—
Automatic Mode Time
to Stable
tACQ
nACQ/fXCLK
(8 x VDDA)/(fXCLK x KACQ)
tAL
nTRK/fXCLK
(4 x VDDA)/(fXCLK x KTRK)
—
tLOCK
—
tACQ+tAL
—
0
—
± (fCRYS)
x (.025%)
x (N/4)
Automatic Stable to Lock
Time
Automatic Lock Time
PLL Jitter, Deviation of
Average Bus Frequency
over 2 ms
If CF Chosen
Correctly
If CF Chosen
Correctly
N = VCO
Freq. Mult.
(GBNT)
1.GBNT guaranteed but not tested
2.VDD = 5.0 Vdc ± 0.5v, VSS = 0 Vdc, TA = –40 °C to +85 °C, unless otherwise noted.
MC68HC08AZ32
11-specs
MOTOROLA
Specifications
403
SpeciÞcations
Timer Module Characteristics
Characteristic
Symbol
Min
Max
Unit
tTIH, tTIL
125
—
ns
tTCH, tTCL
(1/fOP) + 5
—
ns
Input Capture Pulse Width
Input Clock Pulse Width
Memory Characteristics
Characteristic
RAM Data Retention Voltage
Symbol
Min
Max
Unit
VRDR
0.7
—
V
10,000
—
Cycles
10
—
Years
EEPROM Write/Erase Cycles
@ 10 ms Write Time + 85 °C
EEPROM Data Retention
After 10,000 Write/Erase Cycles
MC68HC08AZ32
404
12-specs
Specifications
MOTOROLA
Specifications
EBI Timings in High PerformanceMod
EBI Timings in High PerformanceMod
Characteristic
Symbol
Min
Typ
Max
Unit
IT12 to Valid External Address
TAD
21
ns
IT12 to Valid Chip Select
TCS
18
ns
External Address Hold Time
TDHAD
15
ns
Chip Select Hold Time
TDHCS
14
ns
Read Data Setup
TDSR
14
ns
Read Data Hold
TDHR
Valid Address to Read Enable
Read Enable Pulse Width
0
ns
TDDRP
41
ns
TRP
58
ns
Read Enable Hold Time
TDHRP
Valid Address to Write Enable
TDDWP
46
ns
TWP
58
ns
Write Enable Pulse Width
Write Enable Hold Time
TDHWP
0
ns
0
ns
Write Data Delay Time
TDDW
17
ns
Write Data Setup
TDSW
66
ns
Write Data Hold
TDHW
64
ns
TDWSCLK
36
ns
WSCLK Pulse Width
TWSCLK
28
ns
WSCLK to Data (HiZ)
TWSCLKD
16
ns
Data SetupTime to WSCLK
TDSWSCLK
15
ns
Data Hold Time to WSCLK
TDHWSCLK
IT12 to WSCLK (falling)
NOTE:
ns
EBI timings are guaranteed but not tested.
MC68HC08AZ32
13-specs
MOTOROLA
0
Specifications
405
SpeciÞcations
tcyc
IT12
A[15:0]
CSx
tdhcs
tad
tdhad
tcs
tdsr
D[7:0]
tdhr
tdhrp
tddrp
REB
trp
tdsw
tddw
D[7:0]
tdhw
tdhwp
tddwp
WEB
twp
tdswsclk
D[7:0]
twsclk
WSCLK
tdwsclk
twsclkd
tdhwsclk
Figure 3. EBI Timings in High Performance Mode
MC68HC08AZ32
406
14-specs
Specifications
MOTOROLA
Specifications
EBI Timings in Low Noise Mode
EBI Timings in Low Noise Mode
Characteristic
Symbol
Min
Typ
Max
Unit
IT12 to Valid External Address
TADLN
40
ns
IT12 to Valid Chip Select
TCSLN
37
ns
External Address Hold Time
TDHADLN
38
ns
Chip Select Hold Time
TDHCSLN
34
ns
Read Data Setup
TDSR
15
ns
Read Data Hold
TDHR
Valid Address to Read Enable
Read Enable Pulse Width
0
ns
TDDRPLN
24
ns
TRP
58
ns
Read Enable Hold Time
TDHRP
Valid Address to Write Enable
TDDWP
26
ns
TWP
58
ns
Write Enable Pulse Width
Write Enable Hold Time
TDHWP
0
ns
0
ns
Write Data Delay Time
TDDW
16
ns
Write Data Setup
TDSW
59
ns
Write Data Hold
TDHW
58
ns
NOTE:
EBI timings are guaranteed but not tested.
MC68HC08AZ32
15-specs
MOTOROLA
Specifications
407
SpeciÞcations
tcyc
IT12
A[15:0]
CSx
tdhcsln
tadln
tdhadln
tcsln
tdsr
D[7:0]
tddrp
REB
tddrpln
tdhr
tdhrp
trp
twp
WEB
tddwp
tdhwp
tdsw
D[7:0]
tddw
tdhw
Figure 4. EBI Timings in Low Noise Mode
MC68HC08AZ32
408
16-specs
Specifications
MOTOROLA
Specifications
Mechanical Specifications
Mechanical Specifications
This section provides package dimensions for the MC68HC08AZxx
family of devices, in the 64-pin quad flat pack (QFP), and 100-pin TQFP.
Table 12 gives details of which package(s) the devices are available in.
Table 12. Package information
Device
Case #
MC68HC08AZ0 (100 TQFP)
983
MC68HC08AB0 (100 TQFP)
983
MC68HC08AZ16 (64 QFP)
840C(1)
MC68HC08AB16 (64 QFP)
840C(1)
MC68HC08AZ24 (64 QFP)
840C(1)
MC68HC08AB24 (64 QFP)
840C(1)
MC68HC08AZ32 (64 QFP)
840C(1)
MC68HC08AB32 (64 QFP)
840C(1)
MC68HC08AZ48 (64 QFP)
840C(1)
MC68HC08AB48 (64 QFP)
840C(1)
MC68HC08AZ60 (64 QFP)
840C(1)
MC68HC08AB60 (64 QFP)
840C(1)
1. When this device has been MC qualified the case number will
change to 840 B.
MC68HC08AZ32
17-specs
MOTOROLA
Specifications
409
SpeciÞcations
64-pin Quad Flat
Pack (QFP)
L
48
33
49
DETAIL A
!
!
V
P
B
B
B
L
-B-
-A-
!
!
32
-A-, -B-, DDETAIL A
17
64
1
F
16
-DA
S
!
!
!
!
J
N
BASE METAL
M
E
DETAIL C
D
C
-H-
-CH
M
G
U
T
R
-HQ
K
W
X
DETAIL C
!
!
SECTION B-B
"!
! " !
' " ! " "# (( ! " " "" ! " %" " % " &"! " !" ' " "
"" " " "#! (( " " "
"# ((
!! ! $ " " "
!" ((
!! " # " #! % " #! ! ! !! # !" " " "# ((
! ! " # " #! % " #!
! "" &!! " ! " &# " "
" " " %
#! " "
!
)
°
°
!
°
°
)
)
°
!
)
°
°
!
°
°
)
°
)
Figure 5. 64-pin QFP (case #840C)
MC68HC08AZ32
410
18-specs
Specifications
MOTOROLA
Specifications
Mechanical Specifications
100-pin Thin Quad
Flat Pack (TQFP)
4X
% 4X 25 TIPS
76
100
1
75
–L–
–M–
B V
3X VIEW Y
B1
25
V1
51
26
–N–
A1
50
S1
A
S
2X 02
C
%
–H–
–T–
!%$
$! %!# "# $
* ! %#! $! %#
%& $ !% % !%%! ! $ ! % (% % (# %
)%$ % "$% !* % % !%%!
! % "#% %&$ %! %# % %& $! $ $ ' %! %# %
$% " %
$! $ ! !% & !
"#!%#&$! !( "#!%#&$! $
"# $ $! $ !
& ! $% #
%# % %& $! !$ !% & #
"#!%#&$! # "#!%#&$! $
!% &$ % (% %! ) & $" %( "#!%#&$!
% !# "#!%#&$! DIM
A
A1
B
B1
C
C1
C2
D
E
F
G
J
K
R1
S
S1
U
V
V1
W
Z
θ
θ1
θ2
θ3
MILLIMETERS
MIN
MAX
$
$
$
$
$
#
$
$
$
$
#
#
INCHES
MIN
MAX
$
$
$
$
$
#
$
$
$
$
#
#
2X 03
$% " VIEW AA
$
$%
W
F
Θ1
2XR
R1
G
J
C2
" K
E
C1
Z
"% AB
Θ
U
D
–X–
)
% $
$
AB
SECTION AB–AB
#!%%°!($
VIEW Y
VIEW AA
Figure 6. 100-pin TQFP (case #983)
MC68HC08AZ32
19-specs
MOTOROLA
Specifications
411
SpeciÞcations
MC68HC08AZ32
412
20-specs
Specifications
MOTOROLA
Appendix A: Related Devices
Appendix A
Contents
MC68HC08AZ0. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 415
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 415
MCU block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 415
Pin assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 417
Pin descriptions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 418
Power supply pins(EVDD3/EVDD1 and EVSS4/EVSS1) . . . . . . . . 418
External data pins (EDB7-EDB0) . . . . . . . . . . . . . . . . . . . . . . . 418
External address pIns (EAB15-EAB0) . . . . . . . . . . . . . . . . . . . 418
Write control pin (WEB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 418
Read control pin (REB). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 418
WAIT states clock pin (WSCLK). . . . . . . . . . . . . . . . . . . . . . . . 418
External chip-select pins (CS1,CS0) . . . . . . . . . . . . . . . . . . . . 418
Memory Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 419
Memory Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 419
ROM security . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 419
LVI reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 419
LVI power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 419
STOP mode recovery delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 419
STOP instruction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 419
COP module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 420
Reset vector source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 420
EEPROM security . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 420
External Bus Interface (EBI) Module. . . . . . . . . . . . . . . . . . . . . . . 423
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 423
Module I/O signal descriptions . . . . . . . . . . . . . . . . . . . . . . . . . 424
Internal Address - IAB[15:0] . . . . . . . . . . . . . . . . . . . . . . . . . . . 425
Internal data - IDB[7:0] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 425
Internal read/write - IRW. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 425
External access (External) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 425
EBIEN - EBI enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 425
Internal WAIT state - IWS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 425
MC68HC08AZ32
1-appA
MOTOROLA
Appendix A: Related Devices
413
Appendix A: Related Devices
External address bus - A[15:0] . . . . . . . . . . . . . . . . . . . . . . . . . 426
Chip-selects - CS1, CS0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 426
External data bus - DB[7:0]. . . . . . . . . . . . . . . . . . . . . . . . . . . . 426
External read - REB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 426
External write - WEB. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 426
WAIT state clock - WSCLK . . . . . . . . . . . . . . . . . . . . . . . . . . . . 426
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 426
Externally controlled WAIT states . . . . . . . . . . . . . . . . . . . . . . . 427
EBI control registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 434
EBI control register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 434
CSC1:0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 435
EBI Chip-Select Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 436
MC68HC08AZ16 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 438
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 438
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 438
Pin assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 438
Memory section. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 441
Memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 441
RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 441
ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 441
MC68HC08AZ24 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 444
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 444
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 444
Pin assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 444
Memory section. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 447
Memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 447
RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 449
ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 449
MC68HC08AZ60 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 450
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 450
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 450
Pin assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 450
Memory section. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 453
Memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 453
RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 455
ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 455
EEPROM. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 455
ADC Channels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 455
Timer Channels. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 455
MC68HC08AZ32
414
2-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ0
MC68HC08AZ0
The MC68HC08AZ0 is a device similar to the MC68HC08AZ32, but with
an External Bus Interface (EBI) instead of on-chip user ROM. The entire
MC68HC08AZ32 Data Book applies to the MC68HC08AZ0, with the
exceptions outlined in this appendix.
Features
MCU block
diagram
•
External Bus Interface (EBI)
•
No on-chip user ROM or mask options
•
Available in 100-pin TQFP (Thin Quad Flat Pack) package
A block diagram of the MC68HC08AZ0 is shown in Figure 1.
MC68HC08AZ32
3-appA
MOTOROLA
Appendix A: Related Devices
415
DDRA
PTA
PTA7-PTA0
DDRB
PTB
PTB7/ATD7-PTB0/ATD
DDRC
PTC
PTC5-PTC0
PTD
ARITHMETIC/LOGIC
UNIT (ALU)
DDRD
CPU
REGISTERS
SERIAL COMMUNICATIONS
INTERFACE MODULE
PTD7-PTD0
CANRx
CANTx
MSCAN CONTROLLER
MODULE
IRQ1
SYSTEM INTEGRATION
MODULE
VSSA
VDDA
SERIAL PERIPHERAL INTERFACE
MODULE
ANALOG TO DIGITAL CONVERTOR
MODULE
IRQ
MODULE
PROGRAMMABLE INTERRUPT TIMER
MODULE
POWER-ON RESET
MODULE
EXTERNAL BUS INTERFACE
MODULE
VDD
VSS
POWER
PTG
RST
CLOCK GENERATOR
MODULE
VREFH
AVSS/VREVDDAREF
Figure 1. MC68HC08AZ0 MCU block diagram
4-appA
MOTOROLA
EVSS4-EVSS1
EVDD3-EVDD1
EAB15-EAB0
EDB7-EDB0
CS1
CS0
WEB
REB
WSCLK
PTE7/SPSCK
PTE6/MOSI
PTE5/MISO
PTE4/SS
PTE3/TACH1
PTE2/TACH0
PTE1/RxD
PTE0/TxD
PTF6
PTF5/TBCH1
PTF4/TBCH0
PTF3
PTF2
PTF1/TACH3
PTF0/TACH2
PTG2/KBD2-PTG0/KB
key. interrupt (5)
PTH
OSC1
OSC2
CGMXFC
PTE
TIMER1 & 2 INTERFACE
MODULES
(4 + 2 Channels)
MONITOR ROM — 224 BYTES
DDRH
Appendix A: Related Devices
COMPUTER OPERATING PROPERLY
MODULE
USER EEPROM — 512 BYTES
DDRE
LOW VOLTAGE INHIBIT
MODULE
PTF
USER RAM — 1024 BYTES
DDRF
BREAK
MODULE
DDRG
CONTROL AND STATUS REGISTERS
PTH1/KBD4-PTH0/KBD
Appendix A:
MC68HC08AZ32
416
M68HC08 CPU
Appendix A: Related Devices
MC68HC08AZ0
Pin assignments
EDB3
EDB2
86
EDB1
EDB0
EVSS4
VREFH
PTD7
PTD6/TACLK
PTD5
PTD4/TBLCK
PTH1/KBD4
EDB6
EDB5
EDB4
88
87
89
90
VSSA
VDDA
EVDD3
92
91
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
3
4
5
6
7
8
9
10
11
12
MC68HC08AZ0
13
14
15
16
17
18
19
20
21
22
23
24
PTH0/KBD3
PTD3
PTD2
AVSS/VREFL
VDDAREF
PTD1
PTD0
WSCLK
WEB
REB
CS1
CS0
EAB15
EAB14
EAB13
EVSS3
PTB7/ATD7
PTB6/ATD6
PTB5/ATD5
PTB4/ATD4
PTB3/ATD3
PTB2/ATD2
PTB1/ATD1
PTB0/ATD0
PTA7
PTA6
48
49
50
PTA5
PTA4
PTA0
PTA1
PTA2
PTA3
42
43
44
45
46
47
40
41
EAB11
EAB12
EVSS2
EAB7
EAB8
EAB9
PTG1/KBD1
PTG2/KBD2
EVDD2
EAB6
EAB10
25
VDD
PTG0/KBD0
EAB0
EAB1
EAB2
EAB3
EAB4
EAB5
EVSS1
CANRx
CANTx
PTF5/TBCH1
PTF6
PTE0/TxD
PTE1/RxD
PTE2/TACH0
PTE3/TACH1
1
2
26
27
28
29
30
31
32
33
34
35
36
37
38
39
IRQ1
RST
PTF0/TACH2
PTF1/TACH3
PTF2
PTF3
PTF4/TBCH0
EVDD1
EDB7
PTE4/SS
PTE5/MISO
PTE6/MOSI
PTE7/SPSCK
VSS
PTC4
100
99
98
97
96
85
94
93
PTC5
PTC3
PTC2/MCLK
PTC1
PTC0
OSC1
OSC2
CGMXFC
The pin assignments for the MC68HC08AZ0 are shown in Figure 2.
Figure 2. MC68HC08AZ0 100TQFP pin assignments
MC68HC08AZ32
5-appA
MOTOROLA
Appendix A: Related Devices
417
Appendix A: Related Devices
Pin descriptions
Power supply
pins(EVDD3/EVDD1
The EVDD and EVSS pins are for the sole use of the I/O pins. This will help
reduce the effect of the noise induced into the VSS power supply.
and EVSS4/EVSS1)
External data pins
(EDB7-EDB0)
EDB7-EDB0 are the bidirectional data lines for connection to external
peripherals.
External address
pIns (EAB15-EAB0)
EAB15-EAB0 are the address lines for connection to external
peripherals. See External Bus Interface (EBI) Module on page 423.
Write control pin
(WEB)
WEB is the write control signal for external peripherals. See External
Bus Interface (EBI) Module on page 423.
Read control pin
(REB)
REB is the read control signal for external peripherals. See External
Bus Interface (EBI) Module on page 423.
WAIT states clock
pin (WSCLK)
WSCLK is the External WAIT State control signal. See External Bus
Interface (EBI) Module on page 423.
External
chip-select pins
(CS1,CS0)
CS1 and CS0 are the chip-select lines for connection to external
peripherals. See External Bus Interface (EBI) Module on page 423.
The external pins are summarized in Table 1 and the clock sources are
shown in Table 2.
MC68HC08AZ32
418
6-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ0
Table 1. External pins summary
Pin name
Function
Driver type
Hysteresis
Reset state
EAB15-EAB0
External address bus
Output
NA
Output
EDB7-EDB0
External data bus
Dual state
NO
Input (Hi-Z)
REB
External read enable
Output
NA
Output
WEB
External write enable
Output
NA
Output
WSCLK
WAIT state clock
Output
NA
Hi-Z
CS1
Chip-select 1
Output
NA
Output
CS0
Chip-select 0
Output
NA
Output
Table 2. Clock source summary
Module
EBI
Clock source
Bus clock
Memory Section
The MC68HC08AZ0 operates in Expanded mode, where all memory
space not occupied by internal peripherals or memory is available
externally through the External Bus Interface (EBI).
Memory Map
Figure 3 shows the memory map of the MC68HC08AZ0.
ROM security
The ROM security feature is disabled.
LVI reset
The reset signal from the LVI module is enabled.
LVI power
The LVI module power is enabled.
STOP mode
recovery delay
STOP mode recovery after 4096 CGMXCLK cycles.
STOP instruction
The STOP instruction is enabled.
MC68HC08AZ32
7-appA
MOTOROLA
Appendix A: Related Devices
419
Appendix A: Related Devices
COP module
The COP module is enabled.
Reset vector
source
The reset vector source on the MC68HC08AZ0 is external.
EEPROM security
The EEPROM security function on the MC68HC08AZ0 is enabled. This
can be used to prevent program/erase access to locations
$08F0–$08FF of the EEPROM array and also to the EEACR/EENVR
configuration registers. See MC68HC08AZ32 EEPROM Security on
page 48.
MC68HC08AZ32
420
8-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ0
$0000
↓
I/O REGISTERS (80 BYTES)
$004F
$0050
↓
RAM (1024 BYTES)
$044F
$0450
↓
EXTERNAL (176 BYTES)
$04FF
$0500
↓
CAN CONTROL AND MESSAGE
BUFFERS(128 BYTES)
$057F
$0580
↓
EXTERNAL (640 BYTES)
$07FF
$0800
↓
EEPROM (512 BYTES)
$09FF
$0A00
↓
EXTERNAL (1536 BYTES)
$0FFF
$1000
↓
EXTERNAL (28,672 BYTES)
$7FFF
$8000
↓
EXTERNAL (16,384BYTES)
$BFFF
$C000
↓
EXTERNAL (15,872BYTES)
$FDFF
$FE00
SIMBREAKSTATUSREGISTER(SBSR)
$FE01
SIM RESET STATUS REGISTER (SRSR)
$FE02
RESERVED
$FE03
SIM BREAK FLAG CONTROL REGISTER
(SBFCR)
$FE04
RESERVED
$FE05
RESERVED
Figure 3. MC68HC08AZ0 Memory map
MC68HC08AZ32
9-appA
MOTOROLA
Appendix A: Related Devices
421
Appendix A: Related Devices
$FE06
UNIMPLEMENTED
$FE07
RESERVED
$FE08
RESERVED
$FE09
RESERVED
$FE0A
RESERVED
$FE0B
UNIMPLEMENTED
$FE0C
BREAK ADDRESS REGISTER HIGH (BRKH)
$FE0D
BREAK ADDRESS REGISTER LOW (BRKL)
$FE0E
BREAK STATUS AND CONTROL REGISTER
(BRKSCR)
$FE0F
LVI STATUS REGISTER (LVISR)
$FE10
↓
EXTERNAL (12 BYTES)
$FE1B
$FE1C
EEPROM NON-VOLATILE REGISTER
(EENVR)
$FE1D
EEPROM CONTROL REGISTER (EECR)
$FE1E
RESERVED
$FE1F
EEPROM ARRAY CONFIGURATION (EEACR)
$FE20
↓
MONITOR ROM (224 BYTES)
$FEFF
$FF00
↓
EXTERNAL (192 BYTES)
$FFBF
$FFC0
↓
EXTERNAL (16 BYTES)
$FFCF
$FFD0
↓
EXTERNAL VECTORS (48 BYTES)
$FFFF
Figure 3. MC68HC08AZ0 Memory map (Continued)
MC68HC08AZ32
422
10-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ0
External Bus
Interface (EBI)
Module
Features
This section describes the External Bus Interface Module (EBI)
specification for the MC68HC08AZ0 MCU. This module handles the
transfer of information between the MCU and the external address
space. The external bus provides up to 16 address lines, 8 data lines, 2
chip-selects and 3 control signals to the external devices.
•
Up to 64K byte of Address Space.
•
Low Noise or High Performance Modes of operation.
•
2 Pre-determined Chip-Select Lines (CS1 and CS0).
•
Separate Read and Write Enable Signals
•
0,1,2 or 3 WAIT States for Slow Memory Access associated with
CS1
•
Up to 7 WAIT States for Slow Device Access associated with CS0.
Figure 4 shows the structure of the EBI.
The EBI has two basic modes of operation; Low Noise or High
Performance. In Low Noise mode the Address and Data lines are only
driven out during external accesses to reduce RF emissions
In High Performance mode the EBI operates at its fastest. This mode of
operation requires the external address and data signals from the
MC68HC08AZ0 before they are stable.
The chip-select regions are controlled by software providing the user
with a choice of four combinations.The chip-selects have a control
register which allows the chip selects to be enabled, their polarity
selected and for the appropriate number of WAIT States to be defined
for CS0 and CS1.
MC68HC08AZ32
11-appA
MOTOROLA
Appendix A: Related Devices
423
CSPOL[1:0]
CSEN[1:0]
EBIEN
IRS
DECODE LOGIC
8
CS0
CS1
CHIP SELECT LOGIC
IWS
EBI CONTROL
REGISTERS
Control
IAB[15:0]
IT23
IT12
IRW
IDB[7:0]
EXTERNAL
5
IDB[7:0]
Appendix A: Related Devices
BUS TIMING
INTERFACE LOGIC
A[0]
A[5]
A[4]
A[3]
A[2]
A[1]
A[6]
A[15]
A[14]
A[13]
A[12]
A[11]
A[10]
A[9]
A[8]
A[7]
CS0
ADDRESS BUFFER
CS1
D[7:0]
WSCLK
REB
WEB
DATA BUFFER
WAIT LOGIC
&
SELECTABLE FEATURES
Figure 4. EBI block diagram
Module I/O signal
descriptions
Below is a description of the I/O signals shown in Figure 4. The External
Bus Interface module is connected to the HC08 Bus (IBUS) with data
bus IDB[7:0], address bits IAB[15:0] and IRW, IWS for control. It is
connected to the external devices with Address Bus A[15:0], Data Bus
MC68HC08AZ32
424
12-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ0
D[7:0], and Control Bits WEB, REB, CS1 and CS0. In addition WSCLK
is provided for cycle-by-cycle external WAIT state selection.
Internal Address IAB[15:0]
The internal address bits are an input to the EBI module.
Internal data IDB[7:0]
The internal data bits are bidirectional signals to the EBI module. They
are used to transfer data in and out of the EBI via the IBUS. The direction
of the data flow is controlled by the IRW signal. When IRW is high (read
mode), the data bus is an output of the EBI and the data in D[7:0] is
transferred to IDB[7:0] (the internal data bus). When IRW is low (write
mode), the data bus is an input to the EBI and the data in IDB[7:0] is
transferred to D[7:0] (the external data bus). An exception to this occurs
when the IRV bit is set. In that mode, when internal accesses occur, data
on IDB[7:0] is transferred out on D[7:0].
Internal read/write
- IRW
The internal read/write bit is an input control signal to the EBI module. It
allows the CPU (or DMA) to read and write to the external devices. With
the proper interface logic, the IRW generates the external read signal
REB and external write signal WEB.
External access
(External)
The External signal identifies those cycles that are not internal to the
part. This is used to keep the EBI outputs quiet for internal accesses in
Low Noise Mode.
EBIEN - EBI enable
The EBI enable signal is provided by physical Mask Option. It is used to
disable the EBI and therefore reduce power and RF emissions in
non-expanded mode. (64QFP package).
Internal WAIT state
- IWS
The internal WAIT state signal is an output from the EBI module. It is
connected to the IMREQB (in the IBUS), which suspends the CPU state
(but not the internal clocks). The IMREQB signal delay is software
controlled for CSI and either software or hardware controlled for
CS0.This signal will be disabled for internal accesses.
MC68HC08AZ32
13-appA
MOTOROLA
Appendix A: Related Devices
425
Appendix A: Related Devices
External address
bus - A[15:0]
The external address bus are the output address signals from the EBI
module. They provide addressing information to the external devices. In
Low Noise mode the values on these lines remain at the last driven state
between external accesses.
Chip-selects - CS1,
CS0
The chip-selects are output control signals from the EBI module. They
enable external devices at their programmed addresses.
External data bus DB[7:0]
The external data bus are three-state bidirectional data signals to the
EBI module. These signals provide the data path between the MCU and
all external devices. In Low Noise mode the values on these lines
remain at the last driven state between external accesses.
External read - REB
The external read is an output control signal from the EBI module. When
REB is asserted, a read cycle starts and data is transferred from an
external device to the internal data bus. This signal is asserted only for
external accesses, or when the IRV bit is set.
External write WEB
The external write is an output control signal to the EBI module. When
WEB is asserted, a write cycle starts and data is transferred to an
external device from the internal data bus. This signal is asserted only
for external accesses or when the IRV bit is set.
WAIT state clock WSCLK
The WAIT state clock is used to insert the correct number of WAIT states
into each bus cycle when the ‘external WAIT states’ operating mode is
selected for CS0.
Functional
description
The user has two optional chip-select lines to define areas within the 64K
byte address range to be occupied by external devices. The range of
each address chip-select region can be modified by software. The
software option provides the user with a choice of regions as shown in
Figure 5.
SCS1 is intended for program space as it always includes the vector
space. CS0 may be used for any purpose and is in effect equivalent to
CS1. Extending CS0 address space below $1000 allows the user to
place external devices (e.g. I/O) in unused address locations below
MC68HC08AZ32
426
14-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ0
0000
0000
CS0 (4K)
and
Internal
CS0 (4K)
and
Internal
1000
1000
CS0 (12K)
0000
CS0 (4K)
and
Internal
1000
CS0 (4K)
and
Internal
1000
CS0 (28k)
4000
CS0 (44K)
8000
CS1 (60K)
CS1 (48K)
FFFF
0000
FFFF
CS1 (32K)
FFFF
C000
CS1 (16K)
FFFF
Figure 5. Software controlled chip-select combinations
$1000 without the use of an external decoder (the CS0 pin would
otherwise be redundant). Internal accesses will always have priority.
When a chip-select is enabled, it is active for all memories and I/O cycles
within its defined (external) area. Each chip-select has control bits for
enabling, polarity setting and for inserting the correct number of WAIT
states in each bus cycle. Out of reset CS0 and CS1 are configured with
the maximum number (3) of software controlled WAIT states.
All bus timing interface signals are handled by the bus timing interface
logic that generates the proper signals for reads and writes required to
interface the internal and external buses.
Externally
controlled WAIT
states
The EBI generates an IWS signal which can be controlled either
internally or externally for CS0. The external option allows the user to
further decode the CS0 address space into smaller address ranges for
multiple external devices, and assign a different number of WAIT states
MC68HC08AZ32
15-appA
MOTOROLA
Appendix A: Related Devices
427
Appendix A: Related Devices
to each address range. The number of WAIT states associated with CS1
address space is determined internally by the CS1WS 1:0 bits.
During T4 the HC08 data bus is not driven and during this clock phase
the number of WAIT states for the cycle in progress is determined. When
CS0 is asserted, the value on the External Data bus at the end of T4 is
used to determine the number of WAIT States according to Table 3 This
WAIT state value is encoded in the first 3 bits of the data bus, D2:0. This
mode of operation is selected by enabling the function in the EBI control
register and by enabling the WSCLK pin according to Table 4 The WAIT
state value on the data bus is only latched when CS0 is asserted.
Therefore, it is not required that the bus be driven during T4 when
accessing addresses outside the CS0 range (i.e. when CS1 is asserted).
The WAIT state value driven onto the External Data bus may be derived
directly from the address lines or indirectly from a decoded chip select
signal(s). In all cases, the WAIT state value must only be allowed to drive
the External Data bus during the period WSCLK is asserted by using a
tri-statable buffer (e.g. 74AC240/244, 74AC367A/368A, 74AC125). See
examples later in this section.
MC68HC08AZ32
428
16-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ0
Table 3. Data bus values corresponding to number of WAIT states
External Databus Value
D2 - D0
Number of WAIT States
000
0
001
1
010
2
011
3
100
4
101
5
110
6
111
7
The pin WSCLK provides the T4 signal to synchronize driving the WAIT
state value onto the External Data lines. Table 4 shows the options
available for the WSCLK pin. The WSCLK can also be disabled.
When external WAIT-state decoding is enabled, the low RF emission
data bus freeze function is disabled for data bus lines D2:0. The address
bus freeze function remains unaffected.
Table 4. WSCLK pin function
WSCLK1
WSCLK0
WSCLK Pin Function
0
0
Disabled, tri-state
0
1
T4 + CS0, push/pull
1
0
T4, push/pull
1
1
T4, push/pull
CS0 used in the WSCLK pin functions is active low, irrespective of the
state of the CS0 pin polarity bit. CS0 and WSCLK are not asserted
during internal access bus cycles. The term <T4 + CS0> is therefore an
active low signal.
Examples of external WAIT state selection are shown in Figure 6,
Figure 7 and Figure 5.
MC68HC08AZ32
17-appA
MOTOROLA
Appendix A: Related Devices
429
Appendix A: Related Devices
1
1
1
1/2 AC367
Address bus
Program
Memory
1 WAIT-state
MC68HC08AZ0
A0
A15
D0
D1
D2
D3
D4
D5
D6
D7
CS1
CS0
D0
D1
D2
D3
D4
D5
D6
D7
$1000 $FFFF
$1000$FFFF
(60K space)
CS
Peripheral
7 WAIT-states
$0000 - $0FFF
A0
A1
CS0+T4
WSCLK
D7
D6
D5
D4
D3
D2
D1
D0
CS
A0
A1
$0000$0FFF
(4K space
less internal
addresses)
CS0 = $0000 - $0FFF
CS1 = $1000 - $FFFF, 1WS internal
Figure 6. Defining WAIT states for EXIT addresses below $1000
In Figure 6, the user wants to maximize the address space allocated to
the program memory but requires to decode a slow external peripheral
with a 4byte address space. To avoid driving the data bus unnecessarily,
WSCLK is programmed to generate CS0+T4 which will only go low
MC68HC08AZ32
430
18-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ0
during T4 whenever the address is within the CSo range as defined by
CSC[1:0]. The peripheral will be multiply mapped within this address
space. Whenever CS0 is asserted and the CS0 WAIT state control is
configured for external control (C0WS =1), internal logic will direct the
WAIT state generator to use the data bus as the source of the number
of WAIT states to be inserted. In this case, the value $111 will be driven
onto D2:0 during T4 which will instruct the WAIT state generator to insert
7 WAIT states (equivalent to a 1uS bus cycle for an 8MHz bus clock).
The number of WAIT states for CS1 is selected internally based on the
contents of CS1WS1:0 bits and may between 0 and 3 bus cycles.
In Figure 7, the application requires different WAIT states for program
memory, RAM and peripheral bus cycles. One of the chip selects must
therefore be subdivided into two address spaces, each with a different
number of WAIT states associated with it. A simple decode of the upper
2 address lines provides an address range of $0000-$1FFF for the
peripheral and drives External Data bus line D1 high during T4 when
within that address range, thus requesting 2 WAIT states. In this
implementation, the peripheral map is duplicated with the address range
$0000 to $0FFF as well as the required $1000 to $1FFF. In order to
prevent internal accesses effecting the peripheral, CS0 is used as a
further enable to both devices within this address space. CS0 is not
asserted for internal accesses within its address space.
WSCLK is programmed to generate CS0+T4 which will go low during T4
whenever the address is within the CS0 range as defined by CSC[1:0].
The number of WAIT states for CS1 is selected internally based on the
contents of CS1WS1:0 bits and may between 0 and 3 bus cycles.In
Figure 8, the application has several external peripheral devices which
are decoded into the CS0 address space using an external 3-to-8
decoder (e.g. 74AC138). The addition of a tri-stateable buffer (e.g.
74AC367, hex buffer) represents the hardware overhead to provide a
unique number of WAIT states for each decoded address space.
Decoder outputs provide the peripheral chip selects. In this
implementation, the same addresses used by the decoder are driven
back onto the data bus during T4. Therefore, as the address increments,
so does the number of WAIT states assigned to each address space.
WSCLK is configured to drive CS0+T4, which drives the buffer enables
during T4 when the address is within the CS0 range.
MC68HC08AZ32
19-appA
MOTOROLA
Appendix A: Related Devices
431
Appendix A: Related Devices
Address bus
MC68HC08AZ0 CS0 = $1000 - $7FFF
CS1 = $8000 - $FFFF, 1WS internal
D0
D1
D2
D3
D4
D5
D6
D7
D0
D1
D2
D3
D4
D5
D6
D7
CS1
CS0
WSCLK
CS
A0
T4+CS0
A14
A15
A15
Program
Memory
1 WAIT-state
$8000$FFFF
(32K space)
RAM
0 WAIT-states
D7
D6
D5
D4
D3
D2
D1
D0
OE
CS
1/4 AC02
0
$2000$7FFF
(24Kspace)
Peripheral
2 WAIT-state
0
1/2 AC367
D7
D6
D5
D4
D3
D2
D1
D0
CS1
CS2
$1000$1FFF
(4Kspace)
Figure 7. Simple address space decode with different WAIT states
MC68HC08AZ32
432
20-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ0
Address bus
MC68HC08AZ0 CS0 = $1000 - $3FFF
Program
Memory
2 WAIT-states
CS1 = $4000 - $FFFF, 2 WS internal
D0
D1
D2
D3
D4
D5
D6
D7
A0
A15
D0
D1
D2
D3
D4
D5
D6
D7
$8000 -
A12
A13
A14
$0000 - $7FFF
CS1 $FFFF
CS0
WSCLK
T4+CS0
Vdd
A0 A1 A2
CS3
AC138
0123 4 5 67
CS2
CS1
Vss
TO OTHER
DEVICES
$8000$FFFF
(32K space)
CS
Peripheral
5 WAIT-states
D7
D6
D5
D4
D3
D2
D1
D0
$5000$5FFF
CS
$5000-$5FFF
A12
Peripheral
1 WAIT-state
D7
D6
D5
D4
D3
D2
D1
D0
A13
A14
$1000$1FFF
1/2 AC367
$1000-$1FFF
CS
Figure 8. WAIT state selection for multiple I/O peripherals
MC68HC08AZ32
21-appA
MOTOROLA
Appendix A: Related Devices
433
Appendix A: Related Devices
Choosing to drive different addresses onto the data bus during T4 allows
the user to provide a different mix of WAIT states throughout the
decoded CS0 address space. Alternatively, the 3-8 line decoder could
be replaced with a PAL which would provide for a more complex decode
and assignment of WAIT states. The number of WAIT states for CS1 is
selected internally based on the contents of CS1WS1:0 bits and may
between 0 and 3 bus cycles.
EBI control
registers
The following I/O registers control and monitor operation of the EBI:•
EBI Control Register (EBIC)
•
Chip-Select Control Register (EBICS)
EBI control register
Bit 7
EBIC
$003B
Read:
6
5
4
IRV
MODE
C0WS
0
0
0
3
2
1
0
CSC1
CSC0
0
0
0
WSCLK1 WSCLK0
Write:
Reset
:
0
0
0
= Unimplemented
Figure 9. EBI control register (EBIC)
IRVIRV - Internal read visibility bit
This function is included for easy-debug of the customer application.
1 = The REB and WEB are active during IRV, to allow creation of
an ECLK. Enabled chip selects are active as well, and all
internal bus activity is externally visible.
0 = In normal user operation IRV should be off to prevent possible
bus contention.
MC68HC08AZ32
434
22-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ0
MODE
MODE- EBI operating mode
1 = Low Noise
0 = High Performance
C0WS
C0WS- Chip select 0 WAIT state control
1 = Externally Controlled
0 = Internally Controlled.
WSCLK1:0
WSCLK1:0 - WAIT state clock select
These bits control the WSCLK operating mode according to Table 5
Table 5. WSCLK pin function
CSC1:0
WSCLK1
WSCLK0
WSCLK Pin Function
0
0
Disabled, Tri-State
0
1
T4 + CS0, Open Drain
1
0
T4, Push/Pull
1
1
T4, Push/Pull
CSC1:0 - Chip-Select Combination
These bits control the chip-select combination according toTable 6
Table 6. Chip-select combinations
CSC1
CSC0
Chip-Select 1
Chip-Select 0
0
0
$1000 - $FFFF
$0000 - $0FFF
0
1
$4000 - $FFFF
$0000 - $3FFF
1
0
$8000 - $FFFF
$0000 - $7FFF
1
1
$C000 - $FFFF
$0000 - $BFFF
MC68HC08AZ32
23-appA
MOTOROLA
Appendix A: Related Devices
435
Appendix A: Related Devices
EBI Chip-Select
Register
Bit 7
EBICS
$003C
6
5
4
3
2
1
Bit 0
Read:
CS1WS1 CS1WS0 CS1POL
CS1EN
CS0WS1 CS0WS0 CS0POL
CS0EN
Write:
Reset
:
1
1
0
1
1
1
0
1
Figure 10. EBI control register (EBICS)
CS1WS1:0
These bits control the number of WAIT States for Chip-Select 1 during
external accesses when the WAIT states are internally controlled.
WAIT states are inserted according to Table 7
Table 7. WAIT states for external accesses
CS1WS1:0
Number of WAIT States
00
0
01
1
10
2
11
3
CS1EN Chip-select enable
This bit controls whether the Chip-Select is active.
0 = Chip-Select disabled.
1 = Chip-Select enabled
CS1POL Chip-select polarity
This bit controls the polarity of the Chip-Select line.
0 = Chip-Select Active LOW
1 = Chip-Select Active HIGH
MC68HC08AZ32
436
24-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ0
CS0WS1:0
These bits control the number of WAIT States for Chip-Select 0 during
external accesses according toTable 7.
Table 8. WAIT states for external accesses
CS0WS1:0
Number of WAIT States
00
0
01
1
10
2
11
3
CS0EN Chip-select enable
This bit controls whether the Chip-Select is active.
0 = Chip-Select disabled.
1 = Chip-Select enabled
CS0POL Chip-select polarity
This bit controls the polarity of the Chip-Select line.
0 = Chip-Select Active LOW
1 = Chip-Select Active HIGH
MC68HC08AZ32
25-appA
MOTOROLA
Appendix A: Related Devices
437
Appendix A: Related Devices
MC68HC08AZ16
MC68HC08AZ16
The MC68HC08AZ16 is a device similar to the MC68HC08AZ32, but
with 15,872 bytes of on-chip user ROM, and 512 bytes of RAM. The
entire MC68HC08AZ32 Data Book applies to the MC68HC08AZ16, with
the exceptions outlined in this appendix.
Features
•
15,872 bytes of on-chip user ROM
•
512 bytes of RAM
•
Available in a 64-pin QFP (Quad Flat Pack) package
Block diagram
A block diagram of the MC68HC08AZ16 is shown in Figure 11.
Pin assignments
Figure 12 shows the 64 QFP pin assignments for the MC68HC08AZ16.
MC68HC08AZ32
26-appA
MOTOROLA
Appendix A: Related Devices
438
DDRA
PTA
PTA7-PTA0
DDRB
PTB
PTB7/ATD7-PTB0/ATD
DDRC
PTC
SERIAL COMMUNICATIONS
INTERFACE MODULE
ARITHMETIC/LOGIC
UNIT (ALU)
PTC5-PTC0
PTD
CPU
REGISTERS
DDRD
27-appA
MOTOROLA
M68HC08 CPU
PTD7-PTD0
CANRx
CANTx
CONTROL AND STATUS REGISTERS
MSCAN CONTROLLER
MODULE
USER RAM — 512 BYTES
BREAK
MODULE
USER EEPROM — 512 BYTES
LOW VOLTAGE INHIBIT
MODULE
USER ROM — 15,872 BYTES
SYSTEM INTEGRATION
MODULE
IRQ1
IRQ
MODULE
SERIAL PERIPHERAL INTERFACE
MODULE
ANALOG TO DIGITAL CONVERTOR
MODULE
PROGRAMMABLE INTERRUPT TIMER
MODULE
439
MC68HC08AZ32
VDDA
DDRG
PTG2/KBD2-PTG0/KBD0
POWER
VREFH
AVSS/VREVDDAREF
Figure 11. MC68HC08AZ16 MCU block diagram
PTH
key. interrupt (5)
VDD
VSS
VSSA
PTE7/SPSCK
PTE6/MOSI
PTE5/MISO
PTE4/SS
PTE3/TACH1
PTE2/TACH0
PTE1/RxD
PTE0/TxD
PTF6
PTF5/TBCH1
PTF4/TBCH0
PTF3
PTF2
PTF1/TACH3
PTF0/TACH2
PTH1/KBD4-PTH0/KBD3
Appendix A: Related Devices
MC68HC08AZ16
POWER-ON RESET
MODULE
PTG
RST
PTE
CLOCK GENERATOR
MODULE
DDRE
OSC1
OSC2
CGMXFC
PTF
TIMER1 & 2 INTERFACE
MODULES
(4 + 2 Channels)
USER ROM VECTOR SPACE — 48 BYTES
DDRF
MONITOR ROM — 224 BYTES
DDRH
Appendix A: Related Devices
COMPUTER OPERATING PROPERLY
MODULE
PTC1
PTC0
OSC1
OSC2
CGMXFC
VSSA
vDDA
VREFH
PTD7
PTD6/TACLK
PTD5
PTD4/TBLCK
61
60
59
58
57
56
55
54
53
52
51
50
49 PTH1/KBD4
PTC2/MCLK
62
1
PTC3
PTC4
63
64 PTC5
Appendix A: Related Devices
48 PTH0/KBD3
IRQ1
2
47
PTD3
RST
3
46
PTD2
PTF0/TACH2
4
45
AVSS/VREFL
PTF1/TACH3
5
44
VDDAREF
PTF2
6
43
PTD1
PTF3
7
42
PTD0
PTF4/TBCH0
8
41
PTB7/ATD7
CANRx
9
40
PTB6/ATD6
CANTx
10
39
PTB5/ATD5
PTF5/TBCH1
11
38
PTB4/ATD4
PTF6
12
37
PTB3/ATD3
PTE0/TxD
13
36
PTB2/ATD2
PTE1/RxD
14
35
PTB1/ATD1
PTE2/TACH0
15
34
PTB0/ATD0
19
20
21
22
23
24
25
26
27
28
29
30
31
PTE6/MOSI
PTE7/SPSCK
VSS
VDD
PTG0/KBD0
PTG1/KBD1
PTG2/KBD2
PTA0
PTA1
PTA2
PTA3
PTA4
PTA5
33 PTA7
PTA6 32
18
PTE4/SS 17
PTE3/TACH1 16
PTE5/MISO
MC68HC08AZ16
Figure 12. MC68HC08AZ16 64 QFP pin assignments
MC68HC08AZ32
440
28-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ16
Memory section
The MC68HC08AZ16 operates in Non-Expanded mode, where 15,872
bytes of on-chip user ROM is available.
Memory map
The memory map for the MC68HC08AZ16 is shown in Figure 13.
RAM
The MC68HC08AZ16 has 512 bytes of user RAM, from locations $0050
to $024F.
ROM
The MC68HC08AZ16 has 15,872 bytes of user ROM, from locations
$C000 to $FDFF. The monitor ROM and vectors are located from $FE20
- $FEFF.
Forty-eight user Vectors, $FFD0-$FFFF, are dedicated to user-defined
reset and interrupt vectors.
MC68HC08AZ32
29-appA
MOTOROLA
Appendix A: Related Devices
441
Appendix A: Related Devices
$0000
↓
I/O REGISTERS (80 BYTES)
$004F
$0050
↓
RAM (512 BYTES)
$024F
$0250
↓
UNIMPLEMENTED (688 BYTES)
$04FF
$0500
↓
CAN CONTROL AND MESSAGE
BUFFERS(128 BYTES)
$057F
$0580
↓
UNIMPLEMENTED (640 BYTES)
$07FF
$0800
↓
EEPROM (512 BYTES)
$09FF
$0A00
↓
UNIMPLEMENTED (46,592 BYTES)
$BFFF
$C000
↓
ROM (15,872 BYTES)
$FDFF
$FE00
SIMBREAKSTATUSREGISTER(SBSR)
$FE01
SIM RESET STATUS REGISTER (SRSR)
$FE02
RESERVED
$FE03
SIM BREAK FLAG CONTROL REGISTER
(SBFCR)
$FE04
RESERVED
$FE05
RESERVED
Figure 13. MC68HC08AZ16 Memory map
MC68HC08AZ32
442
30-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ16
$FE06
UNIMPLEMENTED
$FE07
RESERVED
$FE08
RESERVED
$FE09
RESERVED
$FE0A
RESERVED
$FE0B
UNIMPLEMENTED
$FE0C
BREAK ADDRESS REGISTER HIGH (BRKH)
$FE0D
BREAK ADDRESS REGISTER LOW (BRKL)
$FE0E
BREAK STATUS AND CONTROL REGISTER
(BRKSCR)
$FE0F
LVI STATUS REGISTER (LVISR)
$FE10
↓
UNIMPLEMENTED (12 BYTES)
$FE1B
$FE1C
EEPROM NON-VOLATILE REGISTER
(EENVR)
$FE1D
EEPROM CONTROL REGISTER (EECR)
$FE1E
RESERVED
$FE1F
EEPROM ARRAY CONFIGURATION (EEACR)
$FE20
↓
MONITOR ROM (224 BYTES)
$FEFF
$FF00
↓
UNIMPLEMENTED (192 BYTES)
$FFBF
$FFC0
↓
ROM (16 BYTES)
$FFCF
$FFD0
↓
VECTORS (48 BYTES)
$FFFF
Figure 13. MC68HC08AZ16 Memory map (Continued)
MC68HC08AZ32
31-appA
MOTOROLA
Appendix A: Related Devices
443
Appendix A: Related Devices
MC68HC08AZ24
The MC68HC08AZ24 is a device similar to the MC68HC08AZ32, but
with 24,064 bytes of on-chip user ROM, and 768 bytes of RAM. The
entire MC68HC08AZ32 Data Book applies to the MC68HC08AZ24, with
the exceptions outlined in this appendix.
Features
•
24,064 bytes of on-chip user ROM
•
768 bytes of RAM
•
Available in a 64-pin QFP (Quad Flat Pack) package
Block diagram
The MC68HC08AZ24 block diagram is shown in Figure 14.
Pin assignments
Figure 15 shows the 64 QFP pin assignments for the MC68HC08AZ24.
MC68HC08AZ32
444
32-appA
Appendix A: Related Devices
MOTOROLA
PTA
BREAK
MODULE
PTB
USER RAM — 768 BYTES
PTB7/ATD7-PTB0/ATD
PTC
MSCAN CONTROLLER
MODULE
PTC5-PTC0
PTD
CONTROL AND STATUS REGISTERS
DDRA
CANRx
CANTx
PTA7-PTA0
DDRB
SERIAL COMMUNICATIONS
INTERFACE MODULE
ARITHMETIC/LOGIC
UNIT (ALU)
DDRC
CPU
REGISTERS
DDRD
33-appA
MOTOROLA
M68HC08 CPU
PTD7-PTD0
USER EEPROM — 512 BYTES
LOW VOLTAGE INHIBIT
MODULE
USER ROM — 24,064 BYTES
IRQ1
IRQ
MODULE
ANALOG TO DIGITAL
CONVERTOR MODULE
PROGRAMMABLE INTERRUPT
TIMER MODULE
VDD
VSS
VSSA
445
MC68HC08AZ32
VDDA
POWER
DDRG
VREFH
AVSS/VREVDDAREF
Figure 14. MC68HC08AZ24 MCU block diagram
PTE7/SPSCK
PTE6/MOSI
PTE5/MISO
PTE4/SS
PTE3/TACH1
PTE2/TACH0
PTE1/RxD
PTE0/TxD
PTF6
PTF5/TBCH1
PTF4/TBCH0
PTF3
PTF2
PTF1/TACH3
PTF0/TACH2
PTG2/KBD2-PTG0/KBD0
key. interrupt (5)
PTH1/KBD4-PTH0/KBD3
Appendix A: Related Devices
MC68HC08AZ24
POWER-ON RESET
MODULE
PTG
SYSTEM INTEGRATION
MODULE
SERIAL PERIPHERAL
INTERFACE MODULE
PTH
RST
PTE
CLOCK GENERATOR
MODULE
DDRE
OSC1
OSC2
CGMXFC
PTF
TIMER1 & 2 INTERFACE
MODULES
(4 + 2 Channels)
USER ROM VECTOR SPACE — 48 BYTES
DDRF
MONITOR ROM — 224 BYTES
DDRH
Appendix A: Related Devices
COMPUTER OPERATING
PROPERLY MODULE
PTC1
PTC0
OSC1
OSC2
CGMXFC
VSSA
vDDA
VREFH
PTD7
PTD6/TACLK
PTD5
PTD4/TBLCK
61
60
59
58
57
56
55
54
53
52
51
50
1
PTH1/KBD4
PTC2/MCLK
62
PTC4
49
PTC3
63
64
PTC5
Appendix A: Related Devices
48
PTH0/KBD3
IRQ1
2
47
PTD3
RST
3
46
PTD2
PTF0/TACH2
4
45
AVSS/VREFL
PTF1/TACH3
5
44
VDDAREF
PTF2
6
43
PTD1
PTF3
7
42
PTD0
PTF4/TBCH0
8
41
PTB7/ATD7
CANRx
9
40
PTB6/ATD6
CANTx
10
39
PTB5/ATD5
PTF5/TBCH1
11
38
PTB4/ATD4
PTF6
12
37
PTB3/ATD3
PTE0/TxD
13
36
PTB2/ATD2
PTE1/RxD
14
35
PTB1/ATD1
PTE2/TACH0
15
34
PTB0/ATD0
19
20
21
22
23
24
25
26
27
28
29
30
31
PTE6/MOSI
PTE7/SPSCK
VSS
VDD
PTG0/KBD0
PTG1/KBD1
PTG2/KBD2
PTA0
PTA1
PTA2
PTA3
PTA4
PTA5
33
PTA7
PTA6 32
18
PTE4/SS 17
PTE3/TACH1 16
PTE5/MISO
MC68HC08AZ24
Figure 15. MC68HC08AZ24 64 QFP pin assignments
MC68HC08AZ32
446
34-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ24
Memory section
The MC68HC08AZ24 operates in Non-Expanded mode, where 24,064
bytes of on-chip user ROM is available.
Memory map
The memory map for the MC68HC08AZ24 is shown in Figure 16.
$0000
↓
I/O REGISTERS (80 BYTES)
$004F
$0050
↓
RAM (768 BYTES)
$034F
$0350
↓
UNIMPLEMENTED (432 BYTES)
$04FF
$0500
↓
CAN CONTROL AND MESSAGE
BUFFERS(128 BYTES)
$057F
$0580
↓
UNIMPLEMENTED (640 BYTES)
$07FF
$0800
↓
EEPROM (512 BYTES)
$09FF
$0A00
↓
UNIMPLEMENTED (37,888 BYTES)
$9DFF
$9E00
↓
ROM (24,572 BYTES)
$FDFF
$FE00
SIMBREAKSTATUSREGISTER(SBSR)
Figure 16. MC68HC08AZ24 Memory map
MC68HC08AZ32
35-appA
MOTOROLA
Appendix A: Related Devices
447
Appendix A: Related Devices
$FE01
SIM RESET STATUS REGISTER (SRSR)
$FE02
RESERVED
$FE03
SIM BREAK FLAG CONTROL REGISTER
(SBFCR)
$FE04
RESERVED
$FE05
RESERVED
$FE06
UNIMPLEMENTED
$FE07
RESERVED
$FE08
RESERVED
$FE09
RESERVED
$FE0A
RESERVED
$FE0B
UNIMPLEMENTED
$FE0C
BREAK ADDRESS REGISTER HIGH (BRKH)
$FE0D
BREAK ADDRESS REGISTER LOW (BRKL)
$FE0E
BREAK STATUS AND CONTROL REGISTER
(BRKSCR)
$FE0F
LVI STATUS REGISTER (LVISR)
$FE10
↓
UNIMPLEMENTED (12 BYTES)
$FE1B
$FE1C
EEPROM NON-VOLATILE REGISTER
(EENVR)
$FE1D
EEPROM CONTROL REGISTER (EECR)
$FE1E
RESERVED
$FE1F
EEPROM ARRAY CONFIGURATION (EEACR)
$FE20
↓
MONITOR ROM (224 BYTES)
$FEFF
$FF00
↓
UNIMPLEMENTED (192 BYTES)
$FFBF
$FFC0
↓
ROM (16 BYTES)
$FFCF
$FFD0
↓
VECTORS (48 BYTES)
$FFFF
Figure 16. MC68HC08AZ24 Memory map (Continued)
MC68HC08AZ32
448
36-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ24
RAM
The MC68HC08AZ24 has 768 bytes of user RAM, from locations $0050
to $034F.
ROM
The MC68HC08AZ24 has 24,064 bytes of user ROM, from locations
$A000 to $FDFF. The monitor ROM and vectors are located from $FE20
- $FEFF.
Forty-eight user Vectors, $FFD0-$FFFF, are dedicated to user-defined
reset and interrupt vectors.
MC68HC08AZ32
37-appA
MOTOROLA
Appendix A: Related Devices
449
Appendix A: Related Devices
MC68HC08AZ60
The MC68HC08AZ60 is a device similar to the MC68HC08AZ32, but
with 61,744 bytes of on-chip user ROM, and 2048 bytes of RAM. The
entire MC68HC08AZ32 Data Book applies to the MC68HC08AZ60, with
the exceptions outlined in this appendix.
Features
•
61,744 bytes of on-chip user ROM
•
2048 bytes of RAM
•
1024 bytes of EEPROM
•
Seven extra ADC channels
•
Two extra timer channels
•
Available in a 64-pin QFP (Quad Flat Pack) package
Block diagram
The MC68HC08AZ60 block diagram is shown in Figure 17.
Pin assignments
Figure 18 shows the 64 QFP pin assignments for the MC68HC08AZ60.
MC68HC08AZ32
450
38-appA
Appendix A: Related Devices
MOTOROLA
PTA
BREAK
MODULE
PTB
USER RAM — 2048 BYTES
PTB7/ATD7-PTB0/ATD
PTC
MSCAN CONTROLLER
MODULE
PTC5-PTC0
PTD
CONTROL AND STATUS REGISTERS
DDRA
CANRx
CANTx
PTA7-PTA0
DDRB
SERIAL COMMUNICATIONS
INTERFACE MODULE
ARITHMETIC/LOGIC
UNIT (ALU)
DDRC
CPU
REGISTERS
DDRD
39-appA
MOTOROLA
M68HC08 CPU
PTD7-PTD0
USER EEPROM — 1024 BYTES
LOW VOLTAGE INHIBIT
MODULE
USER ROM — 61,744 BYTES
IRQ1
IRQ
MODULE
ANALOG TO DIGITAL
CONVERTOR MODULE
PROGRAMMABLE INTERRUPT
TIMER MODULE
VDD
VSS
VSSA
451
MC68HC08AZ32
VDDA
POWER
DDRG
VREFH
AVSS/VREVDDAREF
Figure 17. MC68HC08AZ60 MCU block diagram
PTE7/SPSCK
PTE6/MOSI
PTE5/MISO
PTE4/SS
PTE3/TACH1
PTE2/TACH0
PTE1/RxD
PTE0/TxD
PTF6
PTF5/TBCH1
PTF4/TBCH0
PTF3
PTF2
PTF1/TACH3
PTF0/TACH2
PTG2/KBD2-PTG0/KBD0
key. interrupt (5)
PTH1/KBD4-PTH0/KBD3
Appendix A: Related Devices
MC68HC08AZ60
POWER-ON RESET
MODULE
PTG
SYSTEM INTEGRATION
MODULE
SERIAL PERIPHERAL
INTERFACE MODULE
PTH
RST
PTE
CLOCK GENERATOR
MODULE
DDRE
OSC1
OSC2
CGMXFC
PTF
TIMER1 & 2 INTERFACE
MODULES
(4 + 2 Channels)
USER ROM VECTOR SPACE — 52 BYTES
DDRF
MONITOR ROM — 224 BYTES
DDRH
Appendix A: Related Devices
COMPUTER OPERATING
PROPERLY MODULE
PTC1
PTC0
OSC1
OSC2
CGMXFC
VSSA
vDDA
VREFH
PTD7
PTD6/TACLK
PTD5
PTD4/TBLCK
61
60
59
58
57
56
55
54
53
52
51
50
1
PTH1/KBD4
PTC2/MCLK
62
PTC4
49
PTC3
63
64
PTC5
Appendix A: Related Devices
48
PTH0/KBD3
IRQ1
2
47
PTD3
RST
3
46
PTD2
PTF0/TACH2
4
45
AVSS/VREFL
PTF1/TACH3
5
44
VDDAREF
PTF2
6
43
PTD1
PTF3
7
42
PTD0
PTF4/TBCH0
8
41
PTB7/ATD7
CANRx
9
40
PTB6/ATD6
CANTx
10
39
PTB5/ATD5
PTF5/TBCH1
11
38
PTB4/ATD4
PTF6
12
37
PTB3/ATD3
PTE0/TxD
13
36
PTB2/ATD2
PTE1/RxD
14
35
PTB1/ATD1
PTE2/TACH0
15
34
PTB0/ATD0
19
20
21
22
23
24
25
26
27
28
29
30
31
PTE6/MOSI
PTE7/SPSCK
VSS
VDD
PTG0/KBD0
PTG1/KBD1
PTG2/KBD2
PTA0
PTA1
PTA2
PTA3
PTA4
PTA5
33
PTA7
PTA6 32
18
PTE4/SS 17
PTE3/TACH1 16
PTE5/MISO
MC68HC08AZ60
Figure 18. MC68HC08AZ60 64 QFP pin assignments
MC68HC08AZ32
452
40-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ60
Memory section
The MC68HC08AZ60 operates in Non-Expanded mode, where 61,744
bytes of on-chip user ROM is available.
Memory map
The memory map for the MC68HC08AZ60 is shown in Figure 19.
$0000
↓
I/O REGISTERS (80 BYTES)
$004F
$0050
↓
RAM (1024 BYTES)
$044F
$0450
↓
UNIMPLEMENTED (176 BYTES)
$04FF
$0500
↓
CAN CONTROL AND MESSAGE
BUFFERS(128 BYTES)
$057F
$0580
↓
ROM (128 BYTES)
$05FF
$0600
↓
EEPROM (1024 BYTES)
$09FF
$0A00
↓
RAM (1024 BYTES)
$9DFF
$9E00
↓
ROM (61.440 BYTES)
$FDFF
$FE00
SIMBREAKSTATUSREGISTER(SBSR)
$FE01
SIM RESET STATUS REGISTER (SRSR)
$FE02
RESERVED
$FE03
SIM BREAK FLAG CONTROL REGISTER
(SBFCR)
$FE04
RESERVED
$FE05
RESERVED
$FE06
UNIMPLEMENTED
Figure 19. MC68HC08AZ60 Memory map
MC68HC08AZ32
41-appA
MOTOROLA
Appendix A: Related Devices
453
Appendix A: Related Devices
$FE07
RESERVED
$FE08
RESERVED
$FE09
RESERVED
$FE0A
RESERVED
$FE0B
UNIMPLEMENTED
$FE0C
BREAK ADDRESS REGISTER HIGH (BRKH)
$FE0D
BREAK ADDRESS REGISTER LOW (BRKL)
$FE0E
BREAK STATUS AND CONTROL REGISTER
(BRKSCR)
$FE0F
LVI STATUS REGISTER (LVISR)
$FE10
↓
UNIMPLEMENTED (7 BYTES)
$FE17
$FE18
EEPROM NON-VOLATILE REGISTER
(EENVR2)
$FE19
EEPROM CONTROL REGISTER (EECR2)
$FE1A
RESERVED
$FE1B
EEPROM ARRAY CONFIGURATION
(EEACR2)
$FE1C
EEPROM NON-VOLATILE REGISTER
(EENVR1)
$FE1D
EEPROM CONTROL REGISTER (EECR1)
$FE1E
RESERVED
$FE1F
EEPROM ARRAY CONFIGURATION
(EEACR1)
$FE20
↓
MONITOR ROM (224 BYTES)
$FEFF
$FFC0
↓
UNIMPLEMENTED (192 BYTES)
$FFBF
$FFCC
↓
VECTORS (52 BYTES)
$FFFF
Figure 19. MC68HC08AZ60 Memory map (Continued)
MC68HC08AZ32
454
42-appA
Appendix A: Related Devices
MOTOROLA
Appendix A: Related Devices
MC68HC08AZ60
RAM
The MC68HC08AZ60 has 20468 bytes of user RAM, from locations
$0050 to $044F and $0A00 to $0DFF.
ROM
The MC68HC08AZ60 has 61,744 bytes of user ROM, from locations
$0450 to $04FF, $0580 to $05FF and $0E00 to $FDFF. The monitor
ROM and vectors are located from $FE20 - $FEFF.
Fifty-two user Vectors, $FFCC-$FFFF, are dedicated to user-defined
reset and interrupt vectors.
EEPROM
The MC68HC08AZ60 has 1024 bytesof EEPROM from locations $0600
to $09FF.
ADC Channels
The MC68HC08AZ60 has seven extra ADC channels> The extra
channels share port pins PTD7 to PTD0. See Appendix C: ADC-15 on
page 487.
Timer Channels
The MC68HC08AZ60 has teo extra timer channels. These channels
have been added to the 4 channel timer used on other members of this
family and share pins PTF3 and PTF2. See Appendix B: TIMA-6 on
page 457.
MC68HC08AZ32
43-appA
MOTOROLA
Appendix A: Related Devices
455
Appendix A: Related Devices
MC68HC08AZ32
456
44-appA
Appendix A: Related Devices
MOTOROLA
Appendix B: TIMA-6
Appendix B
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 458
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 458
Functional Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 461
TIMA Counter Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 461
Input Capture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 461
Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 463
Unbuffered Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . 463
Buffered Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . 464
Pulse Width Modulation (PWM) . . . . . . . . . . . . . . . . . . . . . . . . . . 465
Unbuffered PWM Signal Generation . . . . . . . . . . . . . . . . . . . . 466
Buffered PWM Signal Generation . . . . . . . . . . . . . . . . . . . . . . 467
PWM Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 469
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 471
Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 471
Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 471
Stop Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 471
TIMA During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 472
I/O Signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 473
TIMA Clock Pin (PTD6/ATD14/ TCLK) . . . . . . . . . . . . . . . . . . . . . 473
TIMA Channel I/O Pins (PTF3-PTF0/TACH2 and
PTE3/TACH1-PTE2/TACH0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 473
I/O Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 474
TIMA Status and Control Register . . . . . . . . . . . . . . . . . . . . . . . . 474
TIMA Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 476
TIMA Counter Modulo Registers. . . . . . . . . . . . . . . . . . . . . . . . . . 477
TIMA Channel Status and Control Registers . . . . . . . . . . . . . . . . 478
TIMA Channel Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 483
MC68HC08AZ32
1-tima6
MOTOROLA
Appendix B: TIMA-6
457
Appendix B: TIMA-6
Introduction
This section describes the timer interface module (TIMA-6). The TIMA-6
is a 6-channel timer that provides a timing reference with input capture,
output compare, and pulse-width-modulation functions. Figure 1 is a
block diagram of the TIMA.
NOTE:
TIMA-6 is only available on the MC68HC08AZ48,MC68HC08AZ60,
MC68HC08AB48 and MC68HC08AB60 devices.
Features
Features of the TIMA-6 include:
•
Six Input Capture/Output Compare Channels
– Rising-Edge, Falling-Edge, or Any-Edge Input Capture Trigger
– Set, Clear, or Toggle Output Compare Action
•
Buffered and Unbuffered Pulse Width Modulation (PWM) Signal
Generation
•
Programmable TIMA Clock Input
– 7-Frequency Internal Bus Clock Prescaler Selection
– External TIMA Clock Input (4-MHz Maximum Frequency)
•
Free-Running or Modulo Up-Count Operation
•
Toggle Any Channel Pin on Overflow
•
TIMA Counter Stop and Reset Bits
•
Modular Architecture Expandable to Eight Channels
MC68HC08AZ32
458
2--tima6
Appendix B: TIMA-6
MOTOROLA
Appendix B: TIMA-6
Features
TCLK
PTD6/TACLK
PRESCALER SELECT
INTERNAL
BUS CLOCK
PRESCALER
TSTOP
PS2
TRST
PS1
PS0
16-BIT COUNTER
TOF
TOIE
INTERRUPT
LOGIC
16-BIT COMPARATOR
TMODH:TMODL
CHANNEL 0
ELS0B
ELS0A
TOV0
CH0MAX
16-BIT COMPARATOR
TCH0H:TCH0L
CH0F
16-BIT LATCH
MS0A
CHANNEL 1
ELS1B
MS0B
ELS1A
TOV1
CH1MAX
16-BIT COMPARATOR
TCH1H:TCH1L
CH0IE
CH1F
16-BIT LATCH
CH1IE
MS1A
CHANNEL 2
ELS2B
ELS2A
TOV2
CH2MAX
16-BIT COMPARATOR
TCH2H:TCH2L
CH2F
16-BIT LATCH
MS2A
CHANNEL 3
ELS3B
MS2B
ELS3A
TOV3
CH3MAX
16-BIT COMPARATOR
TCH3H:TCH3L
CH2IE
CH3F
16-BIT LATCH
CH3IE
MS3A
CHANNEL 4
ELS4B
ELS4A
TOV4
CH5MAX
16-BIT COMPARATOR
TCH4H:TCH4L
CH4F
16-BIT LATCH
MS4A
CHANNEL 5
ELS5B
MS4B
ELS5A
TOV5
CH5MAX
16-BIT COMPARATOR
TCH5H:TCH5L
CH4IE
CH5F
16-BIT LATCH
MS5A
CH5IE
PTE2
LOGIC
PTE2/TACH0
INTERRUPT
LOGIC
PTE3
LOGIC
PTE3/TACH1
INTERRUPT
LOGIC
PTF0
LOGIC
PTF0/TACH2
INTERRUPT
LOGIC
PTF1
LOGIC
PTF1/TACH3
INTERRUPT
LOGIC
PTF2
LOGIC
PTF2
INTERRUPT
LOGIC
PTF3
LOGIC
PTF3
INTERRUPT
LOGIC
Figure 1. TIMA-6 Block Diagram
MC68HC08AZ32
3-tima6
MOTOROLA
Appendix B: TIMA-6
459
Appendix B: TIMA-6
Addr.
Register Name
Bit 7
6
5
4
3
2
1
Bit 0
TOF
TOIE
TSTOP
TRST
0
PS2
PS1
PS0
R
R
R
R
R
R
R
R
$0020
TIMA Status/Control Register (TASC)
$0021
Reserved
$0022
TIMA Counter Register High (TACNTH)
Bit 15
14
13
12
11
10
9
Bit 8
$0023
TIMA Counter Register Low (TACNTL)
Bit 7
6
5
4
3
2
1
Bit 0
$0024
TIMA Counter Modulo Reg. High (TAMODH)
Bit 15
14
13
12
11
10
9
Bit 8
$0025
TIMA Counter Modulo Reg. Low (TAMODL)
Bit 7
6
5
4
3
2
1
Bit 0
$0026
TIMA Ch. 0 Status/Control Register (TASC0)
CH0F
CH0IE
MS0B
MS0A
ELS0B
ELS0A
TOV0
CH0MAX
$0027
TIMA Ch. 0 Register High (TACH0H)
Bit 15
14
13
12
11
10
9
Bit 8
$0028
TIMA Ch. 0 Register Low (TACH0L)
Bit 7
6
5
4
3
2
1
Bit 0
$0029
TIMA Ch. 1 Status/Control Register (TASC1)
CH1F
CH1IE
0
MS1A
ELS1B
ELS1A
TOV1
CH1MAX
$002A
TIMA Ch. 1 Register High (TACH1H)
Bit 15
14
13
12
11
10
9
Bit 8
$002B
TIMA Ch. 1 Register Low (TACH1L)
Bit 7
6
5
4
3
2
1
Bit 0
$002C
TIMA Ch. 2 Status/Control Register (TASC2)
CH2F
CH2IE
MS2B
MS2A
ELS2B
ELS2A
TOV2
CH2MAX
$002D
TIMA Ch. 2 Register High (TACH2H)
Bit 15
14
13
12
11
10
9
Bit 8
$002E
TIMA Ch. 2 Register Low (TACH2L)
Bit 7
6
5
4
3
2
1
Bit 0
$002F
TIMA Ch. 3 Status/Control Register (TASC3)
CH3F
CH3IE
0
MS3A
ELS3B
ELS3A
TOV3
CH3MAX
$0030
TIMA Ch. 3 Register High (TACH3H)
Bit 15
14
13
12
11
10
9
Bit 8
$0031
TIMA Ch. 3 Register Low (TACH3L)
Bit 7
6
5
4
3
2
1
Bit 0
$0032
TIMA Ch. 4 Status/Control Register (TASC4)
CH4F
CH4IE
MS4B
MS4A
ELS4B
ELS4A
TOV4
CH4MAX
$0033
TIMA Ch. 4 Register High (TACH4H)
Bit 15
14
13
12
11
10
9
Bit 8
$0034
TIMA Ch. 4 Register Low (TACH4L)
Bit 7
6
5
4
3
2
1
Bit 0
$0035
TIMA Ch. 5 Status/Control Register (TASC5)
CH5F
CH5IE
0
MS5A
ELS5B
ELS5A
TOV5
CH5MAX
$0036
TIMA Ch. 5 Register High (TACH5H)
Bit 15
14
13
12
11
10
9
Bit 8
$0037
TIMA Ch. 5 Register Low (TACH5L)
Bit 7
6
5
4
3
2
1
Bit 0
R
= Reserved
Figure 2. TIMA-6 I/O Register Summary
MC68HC08AZ32
460
4-tima6
Appendix B: TIMA-6
MOTOROLA
Appendix B: TIMA-6
Functional Description
Functional Description
Figure 1 shows the TIMA structure. The central component of the TIMA
is the 16-bit TIMA counter that can operate as a free-running counter or
a modulo up-counter. The TIMA counter provides the timing reference
for the input capture and output compare functions. The TIMA counter
modulo registers, TAMODH–TAMODL, control the modulo value of the
TIMA counter. Software can read the TIMA counter value at any time
without affecting the counting sequence.
The six TIMA channels are programmable independently as input
capture or output compare channels.
TIMA Counter
Prescaler
The TIMA clock source can be one of the seven prescaler outputs or the
TIMA clock pin, PTD6/TACLK. The prescaler generates seven clock
rates from the internal bus clock. The prescaler select bits, PS[2:0], in
the TIMA status and control register select the TIMA clock source.
Input Capture
An input capture function has three basic parts: edge select logic, an
input capture latch, and a 16-bit counter. Two 8-bit registers, which make
up the 16-bit input capture register, are used to latch the value of the
free-running counter after the corresponding input capture edge detector
senses a defined transition. The polarity of the active edge is
programmable. The level transition which triggers the counter transfer is
defined by the corresponding input edge bits (ELSxB and ELSxA in
TASC0 through TASC5 control registers with x referring to the active
channel number). When an active edge occurs on the pin of an input
capture channel, the TIMA latches the contents of the TIMA counter into
the TIMA channel registers, TACHxH–TACHxL. Input captures can
generate TIMA CPU interrupt requests. Software can determine that an
input capture event has occurred by enabling input capture interrupts or
by polling the status flag bit.
The result obtained by an input capture will be two more than the value
of the free-running counter on the rising edge of the internal bus clock
preceding the external transition. This delay is required for internal
synchronization.
MC68HC08AZ32
5-tima6
MOTOROLA
Appendix B: TIMA-6
461
Appendix B: TIMA-6
The free-running counter contents are transferred to the TIMA channel
status and control register (TACHxH–TACHxL, see TIMA Channel
Registers on page 483) on each proper signal transition regardless of
whether the TIMA channel flag (CH0F–CH5F in TASC0–TASC5
registers) is set or clear. When the status flag is set, a CPU interrupt is
generated if enabled. The value of the count latched or “captured” is the
time of the event. Because this value is stored in the input capture
register 2 bus cycles after the actual event occurs, user software can
respond to this event at a later time and determine the actual time of the
event. However, this must be done prior to another input capture on the
same pin; otherwise, the previous time value will be lost.
By recording the times for successive edges on an incoming signal,
software can determine the period and/or pulse width of the signal. To
measure a period, two successive edges of the same polarity are
captured. To measure a pulse width, two alternate polarity edges are
captured. Software should track the overflows at the 16-bit module
counter to extend its range.
Another use for the input capture function is to establish a time
reference. In this case, an input capture function is used in conjunction
with an output compare function. For example, to activate an output
signal a specified number of clock cycles after detecting an input event
(edge), use the input capture function to record the time at which the
edge occurred. A number corresponding to the desired delay is added
to this captured value and stored to an output compare register (see
TIMA Channel Registers on page 483). Because both input captures
and output compares are referenced to the same 16-bit modulo counter,
the delay can be controlled to the resolution of the counter independent
of software latencies.
Reset does not affect the contents of the input capture channel register
(TACHxH–TACHxL).
MC68HC08AZ32
462
6-tima6
Appendix B: TIMA-6
MOTOROLA
Appendix B: TIMA-6
Functional Description
Output Compare
With the output compare function, the TIMA can generate a periodic
pulse with a programmable polarity, duration, and frequency. When the
counter reaches the value in the registers of an output compare channel,
the TIMA can set, clear, or toggle the channel pin. Output compares can
generate TIMA CPU interrupt requests.
Unbuffered
Output Compare
Any output compare channel can generate unbuffered output compare
pulses as described in Output Compare on page 463. The pulses are
unbuffered because changing the output compare value requires writing
the new value over the old value currently in the TIMA channel registers.
An unsynchronized write to the TIMA channel registers to change an
output compare value could cause incorrect operation for up to two
counter overflow periods. For example, writing a new value before the
counter reaches the old value but after the counter reaches the new
value prevents any compare during that counter overflow period. Also,
using a TIMA overflow interrupt routine to write a new, smaller output
compare value may cause the compare to be missed. The TIMA may
pass the new value before it is written.
Use the following methods to synchronize unbuffered changes in the
output compare value on channel x:
•
When changing to a smaller value, enable channel x output
compare interrupts and write the new value in the output compare
interrupt routine. The output compare interrupt occurs at the end
of the current output compare pulse. The interrupt routine has until
the end of the counter overflow period to write the new value.
•
When changing to a larger output compare value, enable channel
x TIMA overflow interrupts and write the new value in the TIMA
overflow interrupt routine. The TIMA overflow interrupt occurs at
the end of the current counter overflow period. Writing a larger
value in an output compare interrupt routine (at the end of the
current pulse) could cause two output compares to occur in the
same counter overflow period.
MC68HC08AZ32
7-tima6
MOTOROLA
Appendix B: TIMA-6
463
Appendix B: TIMA-6
Buffered Output
Compare
Channels 0 and 1 can be linked to form a buffered output compare
channel whose output appears on the PTE2/TACH0 pin. The TIMA
channel registers of the linked pair alternately control the output.
Setting the MS0B bit in TIMA channel 0 status and control register
(TASC0) links channel 0 and channel 1. The output compare value in the
TIMA channel 0 registers initially controls the output on the
PTE2/TACH0 pin. Writing to the TIMA channel 1 registers enables the
TIMA channel 1 registers to synchronously control the output after the
TIMA overflows. At each subsequent overflow, the TIMA channel
registers (0 or 1) that control the output are the ones written to last.
TASC0 controls and monitors the buffered output compare function, and
TIMA channel 1 status and control register (TASC1) is unused. While the
MS0B bit is set, the channel 1 pin, PTE3/TACH1, is available as a
general-purpose I/O pin.
Channels 2 and 3 can be linked to form a buffered output compare
channel whose output appears on the PTF0/TACH2 pin. The TIMA
channel registers of the linked pair alternately control the output.
Setting the MS2B bit in TIMA channel 2 status and control register
(TASC2) links channel 2 and channel 3. The output compare value in the
TIMA channel 2 registers initially controls the output on the
PTF0/TACH2 pin. Writing to the TIMA channel 3 registers enables the
TIMA channel 3 registers to synchronously control the output after the
TIMA overflows. At each subsequent overflow, the TIMA channel
registers (2 or 3) that control the output are the ones written to last.
TASC2 controls and monitors the buffered output compare function, and
TIMA channel 3 status and control register (TASC3) is unused. While the
MS2B bit is set, the channel 3 pin, PTF1/TACH3, is available as a
general-purpose I/O pin.
Channels 4 and 5 can be linked to form a buffered output compare
channel whose output appears on the PTF2 pin. The TIMA channel
registers of the linked pair alternately control the output.
Setting the MS4B bit in TIMA channel 4 status and control register
(TSC4) links channel 4 and channel 5. The output compare value in the
TIMA channel 4 registers initially controls the output on the PTF2 pin.
Writing to the TIMA channel 5 registers enables the TIMA channel 5
MC68HC08AZ32
464
8-tima6
Appendix B: TIMA-6
MOTOROLA
Appendix B: TIMA-6
Functional Description
registers to synchronously control the output after the TIMA overflows.
At each subsequent overflow, the TIMA channel registers (4 or 5) that
control the output are the ones written to last. TASC4 controls and
monitors the buffered output compare function, and TIMA channel 5
status and control register (TASC5) is unused. While the MS4B bit is set,
the channel 5 pin, PTF3, is available as a general-purpose I/O pin.
NOTE:
In buffered output compare operation, do not write new output compare
values to the currently active channel registers. Writing to the active
channel registers is the same as generating unbuffered output
compares.
Pulse Width
Modulation (PWM)
By using the toggle-on-overflow feature with an output compare channel,
the TIMA can generate a PWM signal. The value in the TIMA counter
modulo registers determines the period of the PWM signal. The channel
pin toggles when the counter reaches the value in the TIMA counter
modulo registers. The time between overflows is the period of the PWM
signal.
As Figure 3 shows, the output compare value in the TIMA channel
registers determines the pulse width of the PWM signal. The time
between overflow and output compare is the pulse width. Program the
TIMA to clear the channel pin on output compare if the state of the PWM
pulse is logic 1. Program the TIMA to set the pin if the state of the PWM
pulse is logic 0.
OVERFLOW
OVERFLOW
OVERFLOW
PERIOD
PULSE
WIDTH
PTEx/TCHx
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
Figure 3. PWM Period and Pulse Width
MC68HC08AZ32
9-tima6
MOTOROLA
Appendix B: TIMA-6
465
Appendix B: TIMA-6
The value in the TIMA counter modulo registers and the selected
prescaler output determines the frequency of the PWM output. The
frequency of an 8-bit PWM signal is variable in 256 increments. Writing
$00FF (255) to the TIMA counter modulo registers produces a PWM
period of 256 times the internal bus clock period if the prescaler select
value is $000 (see TIMA Status and Control Register).
The value in the TIMA channel registers determines the pulse width of
the PWM output. The pulse width of an 8-bit PWM signal is variable in
256 increments. Writing $0080 (128) to the TIMA channel registers
produces a duty cycle of 128/256 or 50%.
Unbuffered PWM
Signal Generation
Any output compare channel can generate unbuffered PWM pulses as
described in Pulse Width Modulation (PWM) on page 465. The pulses
are unbuffered because changing the pulse width requires writing the
new pulse width value over the value currently in the TIMA channel
registers.
An unsynchronized write to the TIMA channel registers to change a
pulse width value could cause incorrect operation for up to two PWM
periods. For example, writing a new value before the counter reaches
the old value but after the counter reaches the new value prevents any
compare during that PWM period. Also, using a TIMA overflow interrupt
routine to write a new, smaller pulse width value may cause the compare
to be missed. The TIMA may pass the new value before it is written to
the TIMA channel registers.
Use the following methods to synchronize unbuffered changes in the
PWM pulse width on channel x:
•
When changing to a shorter pulse width, enable channel x output
compare interrupts and write the new value in the output compare
interrupt routine. The output compare interrupt occurs at the end
of the current pulse. The interrupt routine has until the end of the
PWM period to write the new value.
•
When changing to a longer pulse width, enable channel x TIMA
overflow interrupts and write the new value in the TIMA overflow
interrupt routine. The TIMA overflow interrupt occurs at the end of
MC68HC08AZ32
466
10-tima6
Appendix B: TIMA-6
MOTOROLA
Appendix B: TIMA-6
Functional Description
the current PWM period. Writing a larger value in an output
compare interrupt routine (at the end of the current pulse) could
cause two output compares to occur in the same PWM period.
NOTE:
In PWM signal generation, do not program the PWM channel to toggle
on output compare. Toggling on output compare prevents reliable 0%
duty cycle generation and removes the ability of the channel to
self-correct in the event of software error or noise. Toggling on output
compare also can cause incorrect PWM signal generation when
changing the PWM pulse width to a new, much larger value.
Buffered PWM
Signal Generation
Channels 0 and 1 can be linked to form a buffered PWM channel whose
output appears on the PTE2/TACH0 pin. The TIMA channel registers of
the linked pair alternately control the pulse width of the output.
Setting the MS0B bit in TIMA channel 0 status and control register
(TASC0) links channel 0 and channel 1. The TIMA channel 0 registers
initially control the pulse width on the PTE2/TACH0 pin. Writing to the
TIMA channel 1 registers enables the TIMA channel 1 registers to
synchronously control the pulse width at the beginning of the next PWM
period. At each subsequent overflow, the TIMA channel registers (0 or
1) that control the pulse width are the ones written to last. TASC0
controls and monitors the buffered PWM function, and TIMA channel 1
status and control register (TASC1) is unused. While the MS0B bit is set,
the channel 1 pin, PTE3/TACH1, is available as a general-purpose I/O
pin.
Channels 2 and 3 can be linked to form a buffered PWM channel whose
output appears on the PTF0/TACH2 pin. The TIMA channel registers of
the linked pair alternately control the pulse width of the output.
Setting the MS2B bit in TIMA channel 2 status and control register
(TASC2) links channel 2 and channel 3. The TIMA channel 2 registers
initially control the pulse width on the PTF0/TACH2 pin. Writing to the
TIMA channel 3 registers enables the TIMA channel 3 registers to
synchronously control the pulse width at the beginning of the next PWM
period. At each subsequent overflow, the TIMA channel registers (2 or
3) that control the pulse width are the ones written to last. TASC2
controls and monitors the buffered PWM function, and TIMA channel 3
MC68HC08AZ32
11-tima6
MOTOROLA
Appendix B: TIMA-6
467
Appendix B: TIMA-6
status and control register (TASC3) is unused. While the MS2B bit is set,
the channel 3 pin, PTF1/TACH3, is available as a general-purpose I/O
pin.
Channels 4 and 5 can be linked to form a buffered PWM channel whose
output appears on the PTF2 pin. The TIMA channel registers of the
linked pair alternately control the pulse width of the output.
Setting the MS4B bit in TIMA channel 4 status and control register
(TASC4) links channel 4 and channel 5. The TIMA channel 4 registers
initially control the pulse width on the PTF2 pin. Writing to the TIMA
channel 5 registers enables the TIMA channel 5 registers to
synchronously control the pulse width at the beginning of the next PWM
period. At each subsequent overflow, the TIMA channel registers (4 or
5) that control the pulse width are the ones written to last. TASC4
controls and monitors the buffered PWM function, and TIMA channel 5
status and control register (TASC5) is unused. While the MS4B bit is set,
the channel 5 pin, PTF3, is available as a general-purpose I/O pin.
NOTE:
In buffered PWM signal generation, do not write new pulse width values
to the currently active channel registers. Writing to the active channel
registers is the same as generating unbuffered PWM signals.
MC68HC08AZ32
468
12-tima6
Appendix B: TIMA-6
MOTOROLA
Appendix B: TIMA-6
Functional Description
PWM Initialization
To ensure correct operation when generating unbuffered or buffered
PWM signals, use the following initialization procedure:
1. In the TIMA status and control register (TASC):
a. Stop the TIMA counter by setting the TIMA stop bit, TSTOP.
b. Reset the TIMA counter by setting the TIMA reset bit, TRST.
2. In the TIMA counter modulo registers (TAMODH–TAMODL), write
the value for the required PWM period.
3. In the TIMA channel x registers (TACHxH–TACHxL), write the
value for the required pulse width.
4. In TIMA channel x status and control register (TSCx):
a. Write 0:1 (for unbuffered output compare or PWM signals) or
1:0 (for buffered output compare or PWM signals) to the mode
select bits, MSxB–MSxA. SeeTable 2.
b. Write 1 to the toggle-on-overflow bit, TOVx.
c.
NOTE:
Write 1:0 (to clear output on compare) or 1:1 (to set output on
compare) to the edge/level select bits, ELSxB–ELSxA. The
output action on compare must force the output to the
complement of the pulse width level. (See Table 2.)
In PWM signal generation, do not program the PWM channel to toggle
on output compare. Toggling on output compare prevents reliable 0%
duty cycle generation and removes the ability of the channel to
self-correct in the event of software error or noise. Toggling on output
compare can also cause incorrect PWM signal generation when
changing the PWM pulse width to a new, much larger value.
5. In the TIMA status control register (TASC), clear the TIMA stop bit,
TSTOP.
Setting MS0B links channels 0 and 1 and configures them for buffered
PWM operation. The TIMA channel 0 registers (TACH0H–TACH0L)
initially control the buffered PWM output. TIMA status control register 0
(TASC0) controls and monitors the PWM signal from the linked
channels. MS0B takes priority over MS0A.
MC68HC08AZ32
13-tima6
MOTOROLA
Appendix B: TIMA-6
469
Appendix B: TIMA-6
Setting MS2B links channels 2 and 3 and configures them for buffered
PWM operation. The TIMA channel 2 registers (TACH2H–TACH2L)
initially control the PWM output. TIMA status control register 2 (TASC2)
controls and monitors the PWM signal from the linked channels. MS2B
takes priority over MS2A.
Setting MS4B links channels 4 and 5 and configures them for buffered
PWM operation. The TIMA channel 4 registers (TACH4H–TACH4L)
initially control the PWM output. TIMA status control register 4 (TASC4)
controls and monitors the PWM signal from the linked channels. MS4B
takes priority over MS4A.
Clearing the toggle-on-overflow bit, TOVx, inhibits output toggles on
TIMA overflows. Subsequent output compares try to force the output to
a state it is already in and have no effect. The result is a 0% duty cycle
output.
Setting the channel x maximum duty cycle bit (CHxMAX) and clearing
the TOVx bit generates a 100% duty cycle output. (See TIMA Channel
Status and Control Registers on page 478).
MC68HC08AZ32
470
14-tima6
Appendix B: TIMA-6
MOTOROLA
Appendix B: TIMA-6
Interrupts
Interrupts
The following TIMA sources can generate interrupt requests:
•
TIMA overflow flag (TOF) — The TOF bit is set when the TIMA
counter value rolls over to $0000 after matching the value in the
TIMA counter modulo registers. The TIMA overflow interrupt
enable bit, TOIE, enables TIMA overflow CPU interrupt requests.
TOF and TOIE are in the TIMA status and control register.
•
TIMA channel flags (CH5F–CH0F) — The CHxF bit is set when an
input capture or output compare occurs on channel x. Channel x
TIMA CPU interrupt requests are controlled by the channel x
interrupt enable bit, CHxIE.
Low-Power Modes
The WAIT and STOP instructions put the MCU in low powerconsumption standby modes.
Wait Mode
The TIMA remains active after the execution of a WAIT instruction. In
wait mode, the TIMA registers are not accessible by the CPU. Any
enabled CPU interrupt request from the TIMA can bring the MCU out of
wait mode.
If TIMA functions are not required during wait mode, reduce power
consumption by stopping the TIMA before executing the WAIT
instruction.
Stop Mode
The TIMA is inactive after the execution of a STOP instruction. The
STOP instruction does not affect register conditions or the state of the
TIMA counter. TIMA operation resumes when the MCU exits stop mode.
MC68HC08AZ32
15-tima6
MOTOROLA
Appendix B: TIMA-6
471
Appendix B: TIMA-6
TIMA During Break Interrupts
A break interrupt stops the TIMA counter and inhibits input captures.
The system integration module (SIM) controls whether status bits in
other modules can be cleared during the break state. The BCFE bit in
the SIM break flag control register (SBFCR) enables software to clear
status bits during the break state. See SIM break flag control register
(SBFCR) on page 93.
To allow software to clear status bits during a break interrupt, write a
logic 1 to the BCFE bit. If a status bit is cleared during the break state, it
remains cleared when the MCU exits the break state.
To protect status bits during the break state, write a logic 0 to the BCFE
bit. With BCFE at logic 0 (its default state), software can read and write
I/O registers during the break state without affecting status bits. Some
status bits have a 2-step read/write clearing procedure. If software does
the first step on such a bit before the break, the bit cannot change during
the break state as long as BCFE is at logic 0. After the break, doing the
second step clears the status bit.
MC68HC08AZ32
472
16-tima6
Appendix B: TIMA-6
MOTOROLA
Appendix B: TIMA-6
I/O Signals
I/O Signals
Port D shares one of its pins with the TIMA. Port E shares two of its pins
with the TIMA and port F shares four of its pins with the TIMA.
PTD6/TACLK is an external clock input to the TIMA prescaler. The six
TIMA channel I/O pins are PTE2/TACH0, PTE3/TACH1, PTF0/TACH2,
PTF1/TACH3, PTF2, and PTF3.
TIMA Clock Pin
(PTD6/ATD14/
TCLK)
PTD6/TACLK is an external clock input that can be the clock source for
the TIMA counter instead of the prescaled internal bus clock. Select the
PTD6/TACLK input by writing logic 1s to the three prescaler select bits,
PS[2:0]. (See TIMA Status and Control Register.) The minimum TCLK
pulse width, TCLKLMIN or TCLKHMIN, is:
1
------------------------------------- + tSU
bus frequency
The maximum TCLK frequency is the least: 4 MHz or bus frequency ÷ 2.
PTD6/TACLK is available as a general-purpose I/O pin or ADC channel
when not used as the TIMA clock input. When the PTD6/TACLK pin is
the TIMA clock input, it is an input regardless of the state of the DDRD6
bit in data direction register D.
TIMA Channel I/O
Pins
(PTF3ÐPTF0/TACH2
and
PTE3/TACH1ÐPTE2/
TACH0)
Each channel I/O pin is programmable independently as an input
capture pin or an output compare pin. PTE2/TACH0, PTE6/TACH2, and
PTF2 can be configured as buffered output compare or buffered PWM
pins.
MC68HC08AZ32
17-tima6
MOTOROLA
Appendix B: TIMA-6
473
Appendix B: TIMA-6
I/O Registers
These I/O registers control and monitor TIMA operation:
TIMA Status and
Control Register
•
TIMA status and control register (TASC)
•
TIMA control registers (TACNTH–TACNTL)
•
TIMA counter modulo registers (TAMODH–TAMODL)
•
TIMA channel status and control registers (TASC0, TASC1,
TASC2, TASC3, TASC4, and TSAC5)
•
TIMA channel registers (TACH0H–TACH0L, TACH1H–TACH1L,
TACH2H–TACH2L, TACH3H–TACH3L, TACH4H–TACH4L, and
TACH5H–TACH5L)
The TIMA status and control register:
•
Enables TIMA overflow interrupts
•
Flags TIMA overflows
•
Stops the TIMA counter
•
Resets the TIMA counter
•
Prescales the TIMA counter clock
Bit 7
TASC
$0020
Read:
6
5
TOIE
TSTOP
TOF
Write:
0
Reset:
0
R
0
1
4
3
0
0
TRST
R
0
0
2
1
Bit 0
PS2
PS1
PS0
0
0
0
= Reserved
Figure 4. TIMA Status and Control Register (TASC)
MC68HC08AZ32
474
18-tima6
Appendix B: TIMA-6
MOTOROLA
Appendix B: TIMA-6
I/O Registers
TOF — TIMA Overflow Flag Bit
This read/write flag is set when the TIMA counter resets to $0000 after
reaching the modulo value programmed in the TIMA counter modulo
registers. Clear TOF by reading the TIMA status and control register
when TOF is set and then writing a logic 0 to TOF. If another TIMA
overflow occurs before the clearing sequence is complete, then
writing logic 0 to TOF has no effect. Therefore, a TOF interrupt
request cannot be lost due to inadvertent clearing of TOF. Reset
clears the TOF bit. Writing a logic 1 to TOF has no effect.
1 = TIMA counter has reached modulo value.
0 = TIMA counter has not reached modulo value.
TOIE — TIMA Overflow Interrupt Enable Bit
This read/write bit enables TIMA overflow interrupts when the TOF bit
becomes set. Reset clears the TOIE bit.
1 = TIMA overflow interrupts enabled
0 = TIMA overflow interrupts disabled
TSTOP — TIMA Stop Bit
This read/write bit stops the TIMA counter. Counting resumes when
TSTOP is cleared. Reset sets the TSTOP bit, stopping the TIMA
counter until software clears the TSTOP bit.
1 = TIMA counter stopped
0 = TIMA counter active
NOTE:
Do not set the TSTOP bit before entering wait mode if the TIMA is
required to exit wait mode. Also, when the TSTOP bit is set and input
capture mode is enabled, input captures are inhibited until TSTOP is
cleared.
TRST — TIMA Reset Bit
Setting this write-only bit resets the TIMA counter and the TIMA
prescaler. Setting TRST has no effect on any other registers.
Counting resumes from $0000. TRST is cleared automatically after
the TIMA counter is reset and always reads as logic 0. Reset clears
the TRST bit.
1 = Prescaler and TIMA counter cleared
0 = No effect
MC68HC08AZ32
19-tima6
MOTOROLA
Appendix B: TIMA-6
475
Appendix B: TIMA-6
NOTE:
Setting the TSTOP and TRST bits simultaneously stops the TIMA
counter at a value of $0000.
PS[2:0] — Prescaler Select Bits
These read/write bits select either the PTD6/TACLK pin or one of the
seven prescaler outputs as the input to the TIMA counter as Table 1
shows. Reset clears the PS[2:0] bits.
Table 1. Prescaler Selection
TIMA Counter
Registers
NOTE:
PS[2:0]
TIMA Clock Source
000
Internal Bus Clock ÷1
001
Internal Bus Clock ÷ 2
010
Internal Bus Clock ÷ 4
011
Internal Bus Clock ÷ 8
100
Internal Bus Clock ÷ 16
101
Internal Bus Clock ÷ 32
110
Internal Bus Clock ÷ 64
111
PTD6/TACLK
The two read-only TIMA counter registers contain the high and low bytes
of the value in the TIMA counter. Reading the high byte (TACNTH)
latches the contents of the low byte (TACNTL) into a buffer. Subsequent
reads of TACNTH do not affect the latched TACNTL value until TACNTL
is read. Reset clears the TIMA counter registers. Setting the TIMA reset
bit (TRST) also clears the TIMA counter registers.
If TACNTH is read during a break interrupt, be sure to unlatch TACNTL
by reading TACNTL before exiting the break interrupt. Otherwise,
TACNTL retains the value latched during the break.
MC68HC08AZ32
476
20-tima6
Appendix B: TIMA-6
MOTOROLA
Appendix B: TIMA-6
I/O Registers
TACNTH
$0022
TACNTL
$0023
Bit 7
6
5
4
3
2
1
Bit 0
Read:
BIT 15
BIT 14
BIT 13
BIT 12
BIT 11
BIT 10
BIT 9
BIT 8
Write:
R
R
R
R
R
R
R
R
Reset:
0
0
0
0
0
0
0
0
Read:
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Write:
R
R
R
R
R
R
R
R
Reset:
0
0
0
0
0
0
0
0
R
R = Reserved
Figure 5. TIMA Counter Registers (TCNTH and TCNTL)
TIMA Counter
Modulo Registers
TAMODH
$0024
The read/write TIMA modulo registers contain the modulo value for the
TIMA counter. When the TIMA counter reaches the modulo value, the
overflow flag (TOF) becomes set, and the TIMA counter resumes
counting from $0000 at the next clock. Writing to the high byte
(TAMODH) inhibits the TOF bit and overflow interrupts until the low byte
(TAMODL) is written. Reset sets the TIMA counter modulo registers.
6
5
4
3
2
1
Bit 0
BIT 15
BIT 14
BIT 13
BIT 12
BIT 11
BIT 10
BIT 9
BIT 8
1
1
1
1
1
1
1
1
Bit 7
6
5
4
3
2
1
Bit 0
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
1
1
1
1
1
1
1
1
Read:
Write:
Reset:
TAMODL
$0025
Bit 7
Read:
Write:
Reset:
Figure 6. TIMA Counter Modulo Registers
(TAMODH and TAMODL)
NOTE:
Reset the TIMA counter before writing to the TIMA counter modulo
registers.
MC68HC08AZ32
21-tima6
MOTOROLA
Appendix B: TIMA-6
477
Appendix B: TIMA-6
TIMA Channel
Status and Control
Registers
Each of the TIMA channel status and control registers:
•
Flags input captures and output compares
•
Enables input capture and output compare interrupts
•
Selects input capture, output compare, or PWM operation
•
Selects high, low, or toggling output on output compare
•
Selects rising edge, falling edge, or any edge as the active input
capture trigger
•
Selects output toggling on TIMA overflow
•
Selects 100% PWM duty cycle
•
Selects buffered or unbuffered output compare/PWM operation
MC68HC08AZ32
478
22-tima6
Appendix B: TIMA-6
MOTOROLA
Appendix B: TIMA-6
I/O Registers
Bit 7
TASCO
$0026
TASC1
$0029
TASC2
$002C
TASC3
$002F
TASC4
$0032
TASC5
$0035
6
5
4
3
2
1
Bit 0
CH0IE
MS0B
MS0A
ELS0B
ELS0A
TOV0
CH0MAX
Read:
CH0F
Write:
0
Reset:
0
0
0
0
0
0
0
0
Bit 7
6
5
4
3
2
1
Bit 0
MS1A
ELS1B
ELS1A
TOV1
CH1MAX
Read:
CH1F
0
CH1IE
Write:
0
R
Reset:
0
0
0
0
0
0
0
0
Bit 7
6
5
4
3
2
1
Bit 0
CH2IE
MS2B
MS2A
ELS2B
ELS2A
TOV2
CH2MAX
Read:
CH2F
Write:
0
Reset:
0
0
0
0
0
0
0
0
Bit 7
6
5
4
3
2
1
Bit 0
MS3A
ELS3B
ELS3A
TOV3
CH3MAX
Read:
CH3F
0
CH3IE
Write:
0
R
Reset:
0
0
0
0
0
0
0
0
Bit 7
6
5
4
3
2
1
Bit 0
CH4IE
MS4B
MS4A
ELS4B
ELS4A
TOV4
CH4MAX
Read:
CH4F
Write:
0
Reset:
0
0
0
0
0
0
0
0
Bit 7
6
5
4
3
2
1
Bit 0
MS5A
ELS5B
ELS5A
TOV5
CH5MAX
0
0
0
0
0
Read:
CH5F
0
CH5IE
Write:
0
Reset:
0
R
R
0
0
R = Reserved
Figure 7. TIMA Channel Status and Control Registers (TACC0–TASC5)
MC68HC08AZ32
23-tima6
MOTOROLA
Appendix B: TIMA-6
479
Appendix B: TIMA-6
CHxF — Channel x Flag Bit
When channel x is an input capture channel, this read/write bit is set
when an active edge occurs on the channel x pin. When channel x is
an output compare channel, CHxF is set when the value in the TIMA
counter registers matches the value in the TIMA channel x registers.
When CHxIE = 0, clear CHxF by reading TIMA channel x status and
control register with CHxF set, and then writing a logic 0 to CHxF. If
another interrupt request occurs before the clearing sequence is
complete, then writing logic 0 to CHxF has no effect. Therefore, an
interrupt request cannot be lost due to inadvertent clearing of CHxF.
Reset clears the CHxF bit. Writing a logic 1 to CHxF has no effect.
1 = Input capture or output compare on channel x
0 = No input capture or output compare on channel x
CHxIE — Channel x Interrupt Enable Bit
This read/write bit enables TIMA CPU interrupts on channel x.
Reset clears the CHxIE bit.
1 = Channel x CPU interrupt requests enabled
0 = Channel x CPU interrupt requests disabled
MSxB — Mode Select Bit B
This read/write bit selects buffered output compare/PWM operation.
MSxB exists only in the TIMA channel 0, TIMA channel 2, and TIMA
channel 4 status and control registers.
Setting MS0B disables the channel 1 status and control register and
reverts TACH1 pin to general-purpose I/O.
Setting MS2B disables the channel 3 status and control register and
reverts TACH3 pin to general-purpose I/O.
Setting MS4B disables the channel 5 status and control register and
reverts TACH5 pin to general-purpose I/O.
Reset clears the MSxB bit.
1 = Buffered output compare/PWM operation enabled
0 = Buffered output compare/PWM operation disabled
MC68HC08AZ32
480
24-tima6
Appendix B: TIMA-6
MOTOROLA
Appendix B: TIMA-6
I/O Registers
MSxA — Mode Select Bit A
When ELSxB:A ≠ 00, this read/write bit selects either input capture
operation or unbuffered output compare/PWM operation. See Table 2
1 = Unbuffered output compare/PWM operation
0 = Input capture operation
When ELSxB:A = 00, this read/write bit selects the initial output level
of the TCHx pin once PWM, output compare mode, or input capture
mode is enabled, see Table 2. Reset clears the MSxA bit.
1 = Initial output level low
0 = Initial output level high
NOTE:
Before changing a channel function by writing to the MSxB or MSxA bit,
set the TSTOP and TRST bits in the TIMA status and control register
(TSC).
ELSxB and ELSxA — Edge/Level Select Bits
When channel x is an input capture channel, these read/write bits
control the active edge-sensing logic on channel x.
When channel x is an output compare channel, ELSxB and ELSxA
control the channel x output behavior when an output compare
occurs.
When ELSxB and ELSxA are both clear, channel x is not connected
to port E or port F, and pin PTEx/TACHx or pin PTFx/TACHx is
available as a general-purpose I/O pin. However, channel x is at a
state determined by these bits and becomes transparent to the
respective pin when PWM, input capture mode, or output compare
operation mode is enabled. Table 2 shows how ELSxB and ELSxA
work. Reset clears the ELSxB and ELSxA bits.
MC68HC08AZ32
25-tima6
MOTOROLA
Appendix B: TIMA-6
481
Appendix B: TIMA-6
Table 2. Mode, Edge, and Level Selection
MSxB:MSxA
ELSxB:ELSxA
X0
00
Mode
Output
Preset
NOTE:
Configuration
Pin under Port Control;
Initialize Timer
Output Level High
X1
00
Pin under Port Control;
Initialize Timer
Output Level Low
00
01
Capture on Rising Edge Only
00
10
00
11
01
01
01
10
01
11
1X
01
1X
10
1X
11
Input
Capture
Capture on Falling Edge Only
Capture on Rising or Falling Edge
Output
Compare
or PWM
Buffered
Output
Compare
or Buffered
PWM
Toggle Output on Compare
Clear Output on Compare
Set Output on Compare
Toggle Output on Compare
Clear Output on Compare
Set Output on Compare
Before enabling a TIMA channel register for input capture operation,
make sure that the PTEx/TACHx pin or PTFx/TACHx pin is stable for at
least two bus clocks.
TOVx — Toggle-On-Overflow Bit
When channel x is an output compare channel, this read/write bit
controls the behavior of the channel x output when the TIMA counter
overflows. When channel x is an input capture channel, TOVx has no
effect. Reset clears the TOVx bit.
1 = Channel x pin toggles on TIMA counter overflow.
0 = Channel x pin does not toggle on TIMA counter overflow.
NOTE:
When TOVx is set, a TIMA counter overflow takes precedence over a
channel x output compare if both occur at the same time.
MC68HC08AZ32
482
26-tima6
Appendix B: TIMA-6
MOTOROLA
Appendix B: TIMA-6
I/O Registers
CHxMAX — Channel x Maximum Duty Cycle Bit
When the TOVx bit is at logic 0, setting the CHxMAX bit forces the
duty cycle of buffered and unbuffered PWM signals to 100%. As
Figure 8 shows, the CHxMAX bit takes effect in the cycle after it is set
or cleared. The output stays at the 100% duty cycle level until the
cycle after CHxMAX is cleared.
OVERFLOW
OVERFLOW
OVERFLOW
OVERFLOW
OVERFLOW
PERIOD
PTEx/TCHx
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
CHxMAX
Figure 8. CHxMAX Latency
TIMA Channel
Registers
These read/write registers contain the captured TIMA counter value of
the input capture function or the output compare value of the output
compare function. The state of the TIMA channel registers after reset is
unknown.
In input capture mode (MSxB–MSxA = 0:0), reading the high byte of the
TIMA channel x registers (TCHxH) inhibits input captures until the low
byte (TCHxL) is read.
In output compare mode (MSxB–MSxA ≠ 0:0), writing to the high byte of
the TIMA channel x registers (TCHxH) inhibits output compares and the
CHxF bit until the low byte (TCHxL) is written.
MC68HC08AZ32
27-tima6
MOTOROLA
Appendix B: TIMA-6
483
Appendix B: TIMA-6
TACH0H
$0027
Bit 7
6
5
4
3
2
1
Bit 0
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Read:
Write:
Reset:
TACH0l
$0028
Indeterminate after Reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Read:
Write:
Reset:
TACH1H
$002A
Indeterminate after Reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Read:
Write:
Reset:
TACH1L
$002B
Indeterminate after Reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Read:
Write:
Reset:
TACH2H
$002D
Indeterminate after Reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Read:
Write:
Reset:
TACH2L
$002E
Indeterminate after Reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Read:
Write:
Reset:
Indeterminate after Reset
Figure 9. TIMA Channel Registers (TACH0H/L–TACH3H/L) (Sheet 1 of 2)
MC68HC08AZ32
484
28-tima6
Appendix B: TIMA-6
MOTOROLA
Appendix B: TIMA-6
I/O Registers
TACH3H
$0030
Bit 7
6
5
4
3
2
1
Bit 0
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Read:
Write:
Reset:
TACH3L
$0031
Indeterminate after Reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Read:
Write:
Reset:
TACH4H
$0033
Indeterminate after Reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Read:
Write:
Reset:
TACH4L
$0034
Indeterminate after Reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Read:
Write:
Reset:
TACH5H
$0036
Indeterminate after Reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Read:
Write:
Reset:
TACH5L
$0037
Indeterminate after Reset
Bit 7
6
5
4
3
2
1
Bit 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Read:
Write:
Reset:
Indeterminate after Reset
Figure 9. TIMA Channel Registers (TACH0H/L–TACH3H/L) (Sheet 2 of 2)
MC68HC08AZ32
29-tima6
MOTOROLA
Appendix B: TIMA-6
485
Appendix B: TIMA-6
MC68HC08AZ32
486
30-tima6
Appendix B: TIMA-6
MOTOROLA
Appendix C: ADC-15
Appendix C
Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 488
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 488
Functional Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 489
ADC Port I/O Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 490
Voltage Conversion. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 490
Conversion Time. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 490
Continuous Conversion. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 491
Accuracy and Precision . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 491
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 491
Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 492
WAIT mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 492
STOP mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 492
I/O Signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 493
ADC Analog Power Pin (VDDAREF)/ADC Voltage
Reference Pin (VREFH) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 493
ADC Analog Ground Pin (VSSA)/ADC Voltage
Reference Low PIn (VREFL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 493
ADC Voltage In (ADCVIN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 493
I/O Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 494
ADC Status and Control Register . . . . . . . . . . . . . . . . . . . . . . . . . 494
ADC Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 497
ADC Input Clock Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 497
MC68HC08AZ32
1-adc15
MOTOROLA
Appendix C: ADC-15
487
Appendix C: ADC-15
Introduction
This section describes the analog-to-digital converter (ADC-15). The
ADC is an 8-bit analog-to-digital converter.
NOTE:
TIMA-6 is only available on the MC68HC08AZ48,MC68HC08AZ60,
MC68HC08AB48 and MC68HC08AB60 devices.
Features
Features of the ADC module include:
•
15 Channels with Multiplexed Input
•
Linear Successive Approximation
•
8-Bit Resolution
•
Single or Continuous Conversion
•
Conversion Complete Flag or Conversion Complete Interrupt
•
Selectable ADC Clock
MC68HC08AZ32
488
2--adc15
Appendix C: ADC-15
MOTOROLA
Appendix C: ADC-15
Functional Description
Functional Description
Fifteen ADC channels are available for sampling external sources at
pins PTD6/TACLK–PTD0 and PTB7/ATD7–PTB0/ATD0. An analog
multiplexer allows the single ADC converter to select one of 15 ADC
channels as ADC voltage in (ADCVIN). ADCVIN is converted by the
successive approximation register-based counters. When the
conversion is completed, ADC places the result in the ADC data register
and sets a flag or generates an interrupt. See Figure 1.
INTERNAL
DATA BUS
READ DDRB/DDRB
WRITE DDRB/DDRD
RESET
WRITE PTB/PTD
DISABLE
DDRBx/DDRDx
PTBx/PTDx
PTBx/PTDx
ADC CHANNEL x
READ PTB/PTD
DISABLE
ADC DATA REGISTER
INTERRUPT
LOGIC
AIEN
CONVERSION
COMPLETE
ADC VOLTAGE IN
ADCVIN
ADC
CHANNEL
SELECT
ADCH[4:0]
COCO
ADC CLOCK
CGMXCLK
BUS CLOCK
CLOCK
GENERATOR
ADIV[2:0]
ADICLK
Figure 1. ADC-15 Block Diagram
MC68HC08AZ32
3-adc15
MOTOROLA
Appendix C: ADC-15
489
Appendix C: ADC-15
ADC Port I/O Pins
PTD6/TACLK-PTD0 and PTB7/ATD7-PTB0/ATD0 are general-purpose
I/O pins that share with the ADC channels.
The channel select bits define which ADC channel/port pin will be used
as the input signal. The ADC overrides the port I/O logic by forcing that
pin as input to the ADC. The remaining ADC channels/port pins are
controlled by the port I/O logic and can be used as general-purpose I/O.
Writes to the port register or DDR will not have any affect on the port pin
that is selected by the ADC. Read of a port pin which is in use by the
ADC will return a logic 0 if the corresponding DDR bit is at logic 0. If the
DDR bit is at logic 1, the value in the port data latch is read.
NOTE:
Voltage
Conversion
Do not use ADC channels ATD14 or ATD12 when using the
PTD6/TACLK or PTD4/TBLCK pins as the clock inputs for the 16-bit
Timers.
When the input voltage to the ADC equals VREFH (see ADC
Characteristics on page 398), the ADC converts the signal to $FF (full
scale). If the input voltage equals VSSA, the ADC converts it to $00. Input
voltages between VREFH and VSSA are a straight-line linear conversion.
All other input voltages will result in $FF if greater than VREFH and $00 if
less than VSSA.
NOTE:
Conversion Time
Input voltage should not exceed the analog supply voltages.
Conversion starts after a write to the ADSCR (ADC status control
register, $0038), and requires between 16 and 17 ADC clock cycles to
complete. Conversion time in terms of the number of bus cycles is a
function of ADICLK select, CGMXCLK frequency, bus frequency, and
ADIV prescaler bits. For example, with a CGMXCLK frequency of 4
MHz, bus frequency of 8 MHz, and fixed ADC clock frequency of 1 MHz,
one conversion will take between 16 and 17 µs and there will be between
128 bus cycles between each conversion. Sample rate is approximately
60 kHz.
MC68HC08AZ32
490
4-adc15
Appendix C: ADC-15
MOTOROLA
Appendix C: ADC-15
Interrupts
Refer to ADC Characteristics on page 398.
16 to 17 ADC Clock Cycles
Conversion Time = 
ADC Clock Frequency
Number of Bus Cycles = Conversion Time x Bus Frequency
Continuous
Conversion
In the continuous conversion mode, the ADC data register will be filled
with new data after each conversion. Data from the previous conversion
will be overwritten whether that data has been read or not. Conversions
will continue until the ADCO bit (ADC status control register, $0038) is
cleared. The COCO bit is set after the first conversion and will stay set
for the next several conversions until the next write of the ADC status
and control register or the next read of the ADC data register.
Accuracy and
Precision
The conversion process is monotonic and has no missing codes. See
ADC Characteristics on page 398 for accuracy information.
Interrupts
When the AIEN bit is set, the ADC module is capable of generating a
CPU interrupt after each ADC conversion. A CPU interrupt is generated
if the COCO bit (ADC status control register, $0038) is at logic 0. If the
COCO bit is set, an interrupt is generated. The COCO bit is not used as
a conversion complete flag when interrupts are enabled.
MC68HC08AZ32
5-adc15
MOTOROLA
Appendix C: ADC-15
491
Appendix C: ADC-15
Low-Power Modes
The following subsections describe the low-power modes.
WAIT mode
The ADC continues normal operation during wait mode. Any enabled
CPU interrupt request from the ADC can bring the MCU out of wait
mode. If the ADC is not required to bring the MCU out of wait mode,
power down the ADC by setting the ADCH[4:0] bits in the ADC status
and control register before executing the WAIT instruction.
STOP mode
The ADC module is inactive after the execution of a STOP instruction.
Any pending conversion is aborted. ADC conversions resume when the
MCU exits stop mode. Allow one conversion cycle to stabilize the analog
circuitry before attempting a new ADC conversion after exiting stop
mode.
MC68HC08AZ32
492
6-adc15
Appendix C: ADC-15
MOTOROLA
Appendix C: ADC-15
I/O Signals
I/O Signals
The ADC module has 15 channels that are shared with I/O ports B and
D and one channel with an input-only port bit on port D. Refer to ADC
Characteristics on page 398 for voltages referenced below.
ADC Analog
Power Pin
(VDDAREF)/ADC
Voltage
Reference Pin
(VREFH)
The ADC analog portion uses VDDAREF as its power pin. Connect the
VDDA/VDDAREF pin to the same voltage potential as VDD. External
filtering may be necessary to ensure clean VDDAREF for good results.
VREFH is the high reference voltage for all analog-to-digital conversions.
Connect the VREFH pin to a voltage potential between 1.5 volts and
VDDAREF/VDDA depending on the desired upper conversion boundary.
NOTE:
Route VDDAREF carefully for maximum noise immunity and place bypass
capacitors as close as possible to the package.
ADC Analog
Ground Pin
(VSSA)/ADC
Voltage
Reference Low Pin
(VREFL)
The ADC analog portion uses VSSA as its ground pin. Connect the VSSA
pin to the same voltage potential as VSS.
ADC Voltage In
(ADCVIN)
ADCVIN is the input voltage signal from one of the 15 ADC channels to
the ADC module.
VREFL is the lower reference supply for the ADC.
MC68HC08AZ32
7-adc15
MOTOROLA
Appendix C: ADC-15
493
Appendix C: ADC-15
I/O Registers
These I/O registers control and monitor ADC operation:
ADC Status and
Control Register
•
ADC status and control register (ADSCR)
•
ADC data register (ADR)
•
ADC clock register (ADICLK)
The following paragraphs describe the function of the ADC status and
control register.
Bit 7
ADSCR
$0038
Read:
COCO
Write:
R
Reset:
0
R
6
5
4
3
2
1
Bit 0
AIEN
ADCO
CH4
CH3
CH2
CH1
CH0
0
0
1
1
1
1
1
= Reserved
Figure 2. ADC Status and Control Register (ADSCR)
COCO — Conversions Complete Bit
When the AIEN bit is a logic 0, the COCO is a read-only bit which is
set each time a conversion is completed. This bit is cleared whenever
the ADC status and control register is written or whenever the ADC
data register is read.
If the AIEN bit is a logic 1, the COCO is a read/write bit which selects
the CPU to service the ADC interrupt request. Reset clears this bit.
1 = conversion completed (AIEN = 0)
0 = conversion not completed (AIEN = 0)
or
CPU interrupt enabled (AIEN = 1)
MC68HC08AZ32
494
8-adc15
Appendix C: ADC-15
MOTOROLA
Appendix C: ADC-15
I/O Registers
AIEN — ADC Interrupt Enable Bit
When this bit is set, an interrupt is generated at the end of an ADC
conversion. The interrupt signal is cleared when the data register is
read or the status/control register is written. Reset clears the AIEN bit.
1 = ADC interrupt enabled
0 = ADC interrupt disabled
ADCO — ADC Continuous Conversion Bit
When set, the ADC will convert samples continuously and update the
ADR register at the end of each conversion. Only one conversion is
allowed when this bit is cleared. Reset clears the ADCO bit.
1 = Continuous ADC conversion
0 = One ADC conversion
ADCH[4:0] — ADC Channel Select Bits
ADCH4, ADCH3, ADCH2, ADCH1, and ADCH0 form a 5-bit field
which is used to select one of 15 ADC channels. The six channels are
detailed in the following table. Care should be taken when using a port
pin as both an analog and a digital input simultaneously to prevent
switching noise from corrupting the analog signal. See Table 1.
The ADC subsystem is turned off when the channel select bits are all
set to one. This feature allows for reduced power consumption for the
MCU when the ADC is not used. Reset sets these bits.
NOTE:
Recovery from the disabled state requires one conversion cycle to
stabilize.
MC68HC08AZ32
9-adc15
MOTOROLA
Appendix C: ADC-15
495
Appendix C: ADC-15
Table 1. Mux Channel Select
ADCH4
ADCH3
ADCH2
ADCH1
ADCH0
Input Select
0
0
0
0
0
PTB0/ATD0
0
0
0
0
1
PTB1/ATD1
0
0
0
1
0
PTB2/ATD2
0
0
0
1
1
PTB3/ATD3
0
0
1
0
0
PTB4/ATD4
0
0
1
0
1
PTB5/ATD5
0
0
1
1
0
PTB6/ATD6
0
0
1
1
1
PTB7/ATD7
0
1
0
0
0
PTD0
0
1
0
0
1
PTD1
0
1
0
1
0
PTD2
0
1
0
1
1
PTD3
0
1
1
0
0
PTD4/TBLCK
0
1
1
0
1
PTD5
0
1
1
1
0
PTD6/TACLK
Unused (see Note 1)
Range 01111 ($0F) to 11010 ($1A)
Unused (see Note 1)
1
1
0
1
1
Reserved
1
1
1
0
0
VDDA/VDDAREF
(see Note 2)
1
1
1
0
1
VREFH
(see Note 2)
1
1
1
1
0
VSSA/VREFL (see Note 2)
1
1
1
1
1
[ADC power off]
NOTES:
1. If any unused channels are selected, the resulting ADC conversion will be
unknown.
2. The voltage levels supplied from internal reference nodes as specified in the
table are used to verify the operation of the ADC converter both in production
test and for user applications.
MC68HC08AZ32
496
10-adc15
Appendix C: ADC-15
MOTOROLA
Appendix C: ADC-15
I/O Registers
ADC Data Register
ADR
$0039
One 8-bit result register is provided. This register is updated each time
an ADC conversion completes.
Bit 7
6
5
4
3
2
1
Bit 0
Read:
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
Write:
R
R
R
R
R
R
R
R
Reset:
Indeterminate after Reset
R
= Reserved
Figure 3. ADC Data Register (ADR)
ADC Input Clock
Register
ADC
$003A
This register selects the clock frequency for the ADC.
Bit 7
6
5
4
ADIV2
ADIV1
ADIV0
ADICLK
Read:
Write:
Reset:
0
R
0
0
0
3
2
1
Bit 0
0
0
0
0
R
R
R
R
0
0
0
0
= Reserved
Figure 4. ADC Input Clock Register (ADICLK)
ADIV2–ADIV0 — ADC Clock Prescaler Bits
ADIV2, ADIV1, and ADIV0 form a 3-bit field which selects the divide
ratio used by the ADC to generate the internal ADC clock. Table 2
shows the available clock configurations. The ADC clock should be
set to approximately 1 MHz.
MC68HC08AZ32
11-adc15
MOTOROLA
Appendix C: ADC-15
497
Appendix C: ADC-15
Table 2. ADC Clock Divide Ratio
ADIV2
ADIV1
ADIV0
ADC Clock Rate
0
0
0
ADC Input Clock /1
0
0
1
ADC Input Clock / 2
0
1
0
ADC Input Clock / 4
0
1
1
ADC Input Clock / 8
1
X
X
ADC Input Clock / 16
X = don’t care
ADICLK — ADC Input Clock Register Bit
ADICLK selects either bus clock or CGMXCLK as the input clock
source to generate the internal ADC clock. Reset selects CGMXCLK
as the ADC clock source.
If the external clock (CGMXCLK) is equal to or greater than 1 MHz,
CGMXCLK can be used as the clock source for the ADC. If
CGMXCLK is less than 1 MHz, use the PLL-generated bus clock as
the clock source. As long as the internal ADC clock is at
approximately 1 MHz, correct operation can be guaranteed. See ADC
Characteristics on page 398.
1 = Internal bus clock
0 = External clock (CGMXCLK)
fXCLK or Bus Frequency
1 MHz = 
ADIV[2:0]
NOTE:
During the conversion process, changing the ADC clock will result in an
incorrect conversion.
MC68HC08AZ32
498
12-adc15
Appendix C: ADC-15
MOTOROLA
Glossary
Glossary
A — See “accumulator (A).”
accumulator (A) — An 8-bit general-purpose register in the CPU08. The CPU08 uses the
accumulator to hold operands and results of arithmetic and logic operations.
acquisition mode — A mode of PLL operation during startup before the PLL locks on a
frequency. Also see "tracking mode."
address bus — The set of wires that the CPU or DMA uses to read and write memory locations.
addressing mode — The way that the CPU determines the operand address for an instruction.
The M68HC08 CPU has 16 addressing modes.
ALU — See “arithmetic logic unit (ALU).”
arithmetic logic unit (ALU) — The portion of the CPU that contains the logic circuitry to perform
arithmetic, logic, and manipulation operations on operands.
asynchronous — Refers to logic circuits and operations that are not synchronized by a common
reference signal.
baud rate — The total number of bits transmitted per unit of time.
BCD — See “binary-coded decimal (BCD).”
binary — Relating to the base 2 number system.
binary number system — The base 2 number system, having two digits, 0 and 1. Binary
arithmetic is convenient in digital circuit design because digital circuits have two
permissible voltage levels, low and high. The binary digits 0 and 1 can be interpreted to
correspond to the two digital voltage levels.
binary-coded decimal (BCD) — A notation that uses 4-bit binary numbers to represent the 10
decimal digits and that retains the same positional structure of a decimal number. For
example,
234 (decimal) = 0010 0011 0100 (BCD)
MC68HC08AZ32
MOTOROLA
Glossary
499
Glossary
bit — A binary digit. A bit has a value of either logic 0 or logic 1.
branch instruction — An instruction that causes the CPU to continue processing at a memory
location other than the next sequential address.
break module — A module in the M68HC08 Family. The break module allows software to halt
program execution at a programmable point in order to enter a background routine.
breakpoint — A number written into the break address registers of the break module. When a
number appears on the internal address bus that is the same as the number in the break
address registers, the CPU executes the software interrupt instruction (SWI).
break interrupt — A software interrupt caused by the appearance on the internal address bus
of the same value that is written in the break address registers.
bus — A set of wires that transfers logic signals.
bus clock — The bus clock is derived from the CGMOUT output from the CGM. The bus clock
frequency, fop, is equal to the frequency of the oscillator output, CGMXCLK, divided by
four.
byte — A set of eight bits.
C — The carry/borrow bit in the condition code register. The CPU08 sets the carry/borrow bit
when an addition operation produces a carry out of bit 7 of the accumulator or when a
subtraction operation requires a borrow. Some logical operations and data manipulation
instructions also clear or set the carry/borrow bit (as in bit test and branch instructions and
shifts and rotates).
CCR — See “condition code register.”
central processor unit (CPU) — The primary functioning unit of any computer system. The
CPU controls the execution of instructions.
CGM — See “clock generator module (CGM).”
clear — To change a bit from logic 1 to logic 0; the opposite of set.
clock — A square wave signal used to synchronize events in a computer.
MC68HC08AZ32
500
Glossary
MOTOROLA
Glossary
clock generator module (CGM) — A module in the M68HC08 Family. The CGM generates a
base clock signal from which the system clocks are derived. The CGM may include a
crystal oscillator circuit and or phase-locked loop (PLL) circuit.
comparator — A device that compares the magnitude of two inputs. A digital comparator defines
the equality or relative differences between two binary numbers.
computer operating properly module (COP) — A counter module in the M68HC08 Family that
resets the MCU if allowed to overflow.
condition code register (CCR) — An 8-bit register in the CPU08 that contains the interrupt
mask bit and five bits that indicate the results of the instruction just executed.
control bit — One bit of a register manipulated by software to control the operation of the
module.
control unit — One of two major units of the CPU. The control unit contains logic functions that
synchronize the machine and direct various operations. The control unit decodes
instructions and generates the internal control signals that perform the requested
operations. The outputs of the control unit drive the execution unit, which contains the
arithmetic logic unit (ALU), CPU registers, and bus interface.
COP — See "computer operating properly module (COP)."
counter clock — The input clock to the TIM counter. This clock is the output of the TIM
prescaler.
CPU — See “central processor unit (CPU).”
CPU08 — The central processor unit of the M68HC08 Family.
CPU clock — The CPU clock is derived from the CGMOUT output from the CGM. The CPU
clock frequency is equal to the frequency of the oscillator output, CGMXCLK, divided by
four.
CPU cycles — A CPU cycle is one period of the internal bus clock, normally derived by dividing
a crystal oscillator source by two or more so the high and low times will be equal. The
length of time required to execute an instruction is measured in CPU clock cycles.
MC68HC08AZ32
MOTOROLA
Glossary
501
Glossary
CPU registers — Memory locations that are wired directly into the CPU logic instead of being
part of the addressable memory map. The CPU always has direct access to the
information in these registers. The CPU registers in an M68HC08 are:
•
A (8-bit accumulator)
•
H:X (16-bit index register)
•
SP (16-bit stack pointer)
•
PC (16-bit program counter)
•
CCR (condition code register containing the V, H, I, N, Z, and C bits)
CSIC — customer-specified integrated circuit
cycle time — The period of the operating frequency: tCYC = 1/fOP.
decimal number system — Base 10 numbering system that uses the digits zero through nine.
direct memory access module (DMA) — A M68HC08 Family module that can perform data
transfers between any two CPU-addressable locations without CPU intervention. For
transmitting or receiving blocks of data to or from peripherals, DMA transfers are faster
and more code-efficient than CPU interrupts.
DMA — See "direct memory access module (DMA)."
DMA service request — A signal from a peripheral to the DMA module that enables the DMA
module to transfer data.
duty cycle — A ratio of the amount of time the signal is on versus the time it is off. Duty cycle is
usually represented by a percentage.
EEPROM — Electrically erasable, programmable, read-only memory. A nonvolatile type of
memory that can be electrically reprogrammed.
EPROM — Erasable, programmable, read-only memory. A nonvolatile type of memory that can
be erased by exposure to an ultraviolet light source and then reprogrammed.
exception — An event such as an interrupt or a reset that stops the sequential execution of the
instructions in the main program.
MC68HC08AZ32
502
Glossary
MOTOROLA
Glossary
external interrupt module (IRQ) — A module in the M68HC08 Family with both dedicated
external interrupt pins and port pins that can be enabled as interrupt pins.
fetch — To copy data from a memory location into the accumulator.
firmware — Instructions and data programmed into nonvolatile memory.
free-running counter — A device that counts from zero to a predetermined number, then rolls
over to zero and begins counting again.
full-duplex transmission — Communication on a channel in which data can be sent and
received simultaneously.
H — The upper byte of the 16-bit index register (H:X) in the CPU08.
H — The half-carry bit in the condition code register of the CPU08. This bit indicates a carry from
the low-order four bits of the accumulator value to the high-order four bits. The half-carry
bit is required for binary-coded decimal arithmetic operations. The decimal adjust
accumulator (DAA) instruction uses the state of the H and C bits to determine the
appropriate correction factor.
hexadecimal — Base 16 numbering system that uses the digits 0 through 9 and the letters A
through F.
high byte — The most significant eight bits of a word.
illegal address — An address not within the memory map
illegal opcode — A nonexistent opcode.
I — The interrupt mask bit in the condition code register of the CPU08. When I is set, all interrupts
are disabled.
index register (H:X) — A 16-bit register in the CPU08. The upper byte of H:X is called H. The
lower byte is called X. In the indexed addressing modes, the CPU uses the contents of
H:X to determine the effective address of the operand. H:X can also serve as a temporary
data storage location.
input/output (I/O) — Input/output interfaces between a computer system and the external world.
A CPU reads an input to sense the level of an external signal and writes to an output to
change the level on an external signal.
MC68HC08AZ32
MOTOROLA
Glossary
503
Glossary
instructions — Operations that a CPU can perform. Instructions are expressed by programmers
as assembly language mnemonics. A CPU interprets an opcode and its associated
operand(s) and instruction.
interrupt — A temporary break in the sequential execution of a program to respond to signals
from peripheral devices by executing a subroutine.
interrupt request — A signal from a peripheral to the CPU intended to cause the CPU to
execute a subroutine.
I/O — See “input/output (I/0).”
IRQ — See "external interrupt module (IRQ)."
jitter — Short-term signal instability.
latch — A circuit that retains the voltage level (logic 1 or logic 0) written to it for as long as power
is applied to the circuit.
latency — The time lag between instruction completion and data movement.
least significant bit (LSB) — The rightmost digit of a binary number.
logic 1 — A voltage level approximately equal to the input power voltage (VDD).
logic 0 — A voltage level approximately equal to the ground voltage (VSS).
low byte — The least significant eight bits of a word.
low voltage inhibit module (LVI) — A module in the M68HC08 Family that monitors power
supply voltage.
LVI — See "low voltage inhibit module (LVI)."
M68HC08 — A Motorola family of 8-bit MCUs.
mark/space — The logic 1/logic 0 convention used in formatting data in serial communication.
mask — 1. A logic circuit that forces a bit or group of bits to a desired state. 2. A photomask used
in integrated circuit fabrication to transfer an image onto silicon.
MC68HC08AZ32
504
Glossary
MOTOROLA
Glossary
mask option — A optional microcontroller feature that the customer chooses to enable or
disable.
mask option register (MOR) — An EPROM location containing bits that enable or disable
certain MCU features.
MCU — Microcontroller unit. See “microcontroller.”
memory location — Each M68HC08 memory location holds one byte of data and has a unique
address. To store information in a memory location, the CPU places the address of the
location on the address bus, the data information on the data bus, and asserts the write
signal. To read information from a memory location, the CPU places the address of the
location on the address bus and asserts the read signal. In response to the read signal,
the selected memory location places its data onto the data bus.
memory map — A pictorial representation of all memory locations in a computer system.
microcontroller — Microcontroller unit (MCU). A complete computer system, including a CPU,
memory, a clock oscillator, and input/output (I/O) on a single integrated circuit.
modulo counter — A counter that can be programmed to count to any number from zero to its
maximum possible modulus.
monitor ROM — A section of ROM that can execute commands from a host computer for testing
purposes.
MOR — See "mask option register (MOR)."
most significant bit (MSB) — The leftmost digit of a binary number.
multiplexer — A device that can select one of a number of inputs and pass the logic level of that
input on to the output.
N — The negative bit in the condition code register of the CPU08. The CPU sets the negative bit
when an arithmetic operation, logical operation, or data manipulation produces a negative
result.
nibble — A set of four bits (half of a byte).
object code — The output from an assembler or compiler that is itself executable machine code,
or is suitable for processing to produce executable machine code.
MC68HC08AZ32
MOTOROLA
Glossary
505
Glossary
opcode — A binary code that instructs the CPU to perform an operation.
open-drain — An output that has no pullup transistor. An external pullup device can be
connected to the power supply to provide the logic 1 output voltage.
operand — Data on which an operation is performed. Usually a statement consists of an
operator and an operand. For example, the operator may be an add instruction, and the
operand may be the quantity to be added.
oscillator — A circuit that produces a constant frequency square wave that is used by the
computer as a timing and sequencing reference.
OTPROM — One-time programmable read-only memory. A nonvolatile type of memory that
cannot be reprogrammed.
overflow — A quantity that is too large to be contained in one byte or one word.
page zero — The first 256 bytes of memory (addresses $0000–$00FF).
parity — An error-checking scheme that counts the number of logic 1s in each byte transmitted.
In a system that uses odd parity, every byte is expected to have an odd number of logic
1s. In an even parity system, every byte should have an even number of logic 1s. In the
transmitter, a parity generator appends an extra bit to each byte to make the number of
logic 1s odd for odd parity or even for even parity. A parity checker in the receiver counts
the number of logic 1s in each byte. The parity checker generates an error signal if it finds
a byte with an incorrect number of logic 1s.
PC — See “program counter (PC).”
peripheral — A circuit not under direct CPU control.
phase-locked loop (PLL) — A oscillator circuit in which the frequency of the oscillator is
synchronized to a reference signal.
PLL — See "phase-locked loop (PLL)."
pointer — Pointer register. An index register is sometimes called a pointer register because its
contents are used in the calculation of the address of an operand, and therefore points to
the operand.
polarity — The two opposite logic levels, logic 1 and logic 0, which correspond to two different
voltage levels, VDD and VSS.
polling — Periodically reading a status bit to monitor the condition of a peripheral device.
MC68HC08AZ32
506
Glossary
MOTOROLA
Glossary
port — A set of wires for communicating with off-chip devices.
prescaler — A circuit that generates an output signal related to the input signal by a fractional
scale factor such as 1/2, 1/8, 1/10 etc.
program — A set of computer instructions that cause a computer to perform a desired operation
or operations.
program counter (PC) — A 16-bit register in the CPU08. The PC register holds the address of
the next instruction or operand that the CPU will use.
pull — An instruction that copies into the accumulator the contents of a stack RAM location. The
stack RAM address is in the stack pointer.
pullup — A transistor in the output of a logic gate that connects the output to the logic 1 voltage
of the power supply.
pulse-width — The amount of time a signal is on as opposed to being in its off state.
pulse-width modulation (PWM) — Controlled variation (modulation) of the pulse width of a
signal with a constant frequency.
push — An instruction that copies the contents of the accumulator to the stack RAM. The stack
RAM address is in the stack pointer.
PWM period — The time required for one complete cycle of a PWM waveform.
RAM — Random access memory. All RAM locations can be read or written by the CPU. The
contents of a RAM memory location remain valid until the CPU writes a different value or
until power is turned off.
RC circuit — A circuit consisting of capacitors and resistors having a defined time constant.
read — To copy the contents of a memory location to the accumulator.
register — A circuit that stores a group of bits.
reserved memory location — A memory location that is used only in special factory test modes.
Writing to a reserved location has no effect. Reading a reserved location returns an
unpredictable value.
reset — To force a device to a known condition.
MC68HC08AZ32
MOTOROLA
Glossary
507
Glossary
ROM — Read-only memory. A type of memory that can be read but cannot be changed (written).
The contents of ROM must be specified before manufacturing the MCU.
SCI — See "serial communication interface module (SCI)."
serial — Pertaining to sequential transmission over a single line.
serial communications interface module (SCI) — A module in the M68HC08 Family that
supports asynchronous communication.
serial peripheral interface module (SPI) — A module in the M68HC08 Family that supports
synchronous communication.
set — To change a bit from logic 0 to logic 1; opposite of clear.
shift register — A chain of circuits that can retain the logic levels (logic 1 or logic 0) written to
them and that can shift the logic levels to the right or left through adjacent circuits in the
chain.
signed — A binary number notation that accommodates both positive and negative numbers.
The most significant bit is used to indicate whether the number is positive or negative,
normally logic 0 for positive and logic 1 for negative. The other seven bits indicate the
magnitude of the number.
software — Instructions and data that control the operation of a microcontroller.
software interrupt (SWI) — An instruction that causes an interrupt and its associated vector
fetch.
SPI — See "serial peripheral interface module (SPI)."
stack — A portion of RAM reserved for storage of CPU register contents and subroutine return
addresses.
stack pointer (SP) — A 16-bit register in the CPU08 containing the address of the next available
storage location on the stack.
start bit — A bit that signals the beginning of an asynchronous serial transmission.
status bit — A register bit that indicates the condition of a device.
stop bit — A bit that signals the end of an asynchronous serial transmission.
MC68HC08AZ32
508
Glossary
MOTOROLA
Glossary
subroutine — A sequence of instructions to be used more than once in the course of a program.
The last instruction in a subroutine is a return from subroutine (RTS) instruction. At each
place in the main program where the subroutine instructions are needed, a jump or branch
to subroutine (JSR or BSR) instruction is used to call the subroutine. The CPU leaves the
flow of the main program to execute the instructions in the subroutine. When the RTS
instruction is executed, the CPU returns to the main program where it left off.
synchronous — Refers to logic circuits and operations that are synchronized by a common
reference signal.
TIM — See "timer interface module (TIM)."
timer interface module (TIM) — A module used to relate events in a system to a point in time.
timer — A module used to relate events in a system to a point in time.
toggle — To change the state of an output from a logic 0 to a logic 1 or from a logic 1 to a logic 0.
tracking mode — Mode of low-jitter PLL operation during which the PLL is locked on a
frequency. Also see "acquisition mode."
two’s complement — A means of performing binary subtraction using addition techniques. The
most significant bit of a two’s complement number indicates the sign of the number (1
indicates negative). The two’s complement negative of a number is obtained by inverting
each bit in the number and then adding 1 to the result.
unbuffered — Utilizes only one register for data; new data overwrites current data.
unimplemented memory location — A memory location that is not used. Writing to an
unimplemented location has no effect. Reading an unimplemented location returns an
unpredictable value. Executing an opcode at an unimplemented location causes an illegal
address reset.
V —The overflow bit in the condition code register of the CPU08. The CPU08 sets the V bit when
a two's complement overflow occurs. The signed branch instructions BGT, BGE, BLE,
and BLT use the overflow bit.
variable — A value that changes during the course of program execution.
VCO — See "voltage-controlled oscillator."
MC68HC08AZ32
MOTOROLA
Glossary
509
Glossary
vector — A memory location that contains the address of the beginning of a subroutine written
to service an interrupt or reset.
voltage-controlled oscillator (VCO) — A circuit that produces an oscillating output signal of a
frequency that is controlled by a dc voltage applied to a control input.
waveform — A graphical representation in which the amplitude of a wave is plotted against time.
wired-OR — Connection of circuit outputs so that if any output is high, the connection point is
high.
word — A set of two bytes (16 bits).
write — The transfer of a byte of data from the CPU to a memory location.
X — The lower byte of the index register (H:X) in the CPU08.
Z — The zero bit in the condition code register of the CPU08. The CPU08 sets the zero bit when
an arithmetic operation, logical operation, or data manipulation produces a result of $00.
MC68HC08AZ32
510
Glossary
MOTOROLA
Index
Index
A
accumulator (A) . . . . . . . . . . . . . . . . . . . . . .55
ACK1 bit (IRQ1 interrupt request acknowledge
bit). . . . . . . . . . . . . . . . . .162, 165–167
ACKK
Keyboard acknowledge bit. . . . . . . . . .319
ACQ
PBWC . . . . . . . . . . . . . . . . . . . . . . . . .113
ADC
analog ground pin (AVSS/VREFL). . . .307
analog power pin (VDDAREF) . . . . . . .307
Clock Divide Ratio . . . . . . . . . . . . . . . .498
continuous conversion . . . . . . . . .305, 491
conversion time . . . . . . . . . . . . . .304, 490
interrupts . . . . . . . . . . . . . . . . . . .305, 491
Mux Channel Select. . . . . . . . . . . . . . .496
Mux channel select . . . . . . . . . . . . . . .310
Port I/O Pins. . . . . . . . . . . . . . . . . . . . .490
port I/O pins . . . . . . . . . . . . . . . . . . . . .304
Status and Control Register. . . . . . . . .494
voltage conversion . . . . . . . . . . . .304, 490
voltage in (ADVIN) . . . . . . . . . . . . . . . .307
voltage reference pin (VREFH) . . . . . .307
ADC Analog Ground Pin (VSSA) . . . . . . .493
ADC Analog Power Pin (VDDAREF)
ADC Voltage Reference Pin (VREFH).493
ADC characteristics. . . . . . . . . . . . . . . . . .398
ADC clock register (ADCLKR). . . . . . . . . .311
ADC Data Register . . . . . . . . . . . . . . . . . .497
ADC data register (ADR). . . . . . . . . . . . . .311
ADC Input Clock Register . . . . . . . . . . . . .497
ADC status and control register (ADSCR) 308
ADC Voltage In (ADCVIN). . . . . . . . . . . . .493
ADC Voltage Reference Low Pin (VREFL) . . .
493
ADCH[4
0]
ADC Channel Select Bits495
ADCO
ADC Continuous Conversion Bit . . . . . 495
ADCO - ADC
continuous conversion. . . . . . . . . . . . . 309
ADICLK
ADC input clock select. . . . . . . . . . . . . 312
ADICLKADC
Input Clock Register Bit . . . . . . . . . . . . 498
ADIV2–ADIV0
ADC Clock Prescaler Bits . . . . . . . . . . 497
AIEN
ADC Interrupt Enable Bit . . . . . . . . . . . 495
AIEN - ADC
interrupt enable . . . . . . . . . . . . . . . . . . 309
arithmetic/logic unit (ALU). . . . . . . . . . . . . . 60
AUTO
PBWC . . . . . . . . . . . . . . . . . . . . . . . . . 112
B
baud rate
SCI module . . . . . . . . . . . . . . . . . . . . . 205
BCFE
SBFCR . . . . . . . . . . . . . . . . . . . . . . . . . 93
BCFE bit (break clear flag enable bit) 93, 166,
188, 472
BCS
PCTL . . . . . . . . . . . . . . . . . . . . . . . . . . 111
BIH instruction. . . . . . . . . . . . . . . . . . . . . . 165
BIL instruction . . . . . . . . . . . . . . . . . . . . . . 165
BKF bit (SCI break flag bit) . . . . . . . . . . . . 204
BKPT signal . . . . . . . . . . . . . . . . . . . . . . . 130
block diagram
CGM . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
EBI. . . . . . . . . . . . . . . . . . . . . . . . . . . . 424
MC68HC08AZ32
MOTOROLA
Index
511
Index
MC68HC08AZ0 . . . . . . . . . . . . . . . . . .416
MC68HC08AZ16 . . . . . . . . . . . . . . . . .439
MC68HC08AZ24 . . . . . . . . . . . . .445, 451
break character . . . . . . . . . . . . . . . . . . . . .176
break interrupt . . . . . . . . . . . . . . . . . . . .83, 87
causes . . . . . . . . . . . . . . . . . . . . . . . . .130
during wait mode . . . . . . . . . . . . . . . . . .88
effects on COP. . . . . . . . . . . . . . .132, 154
effects on CPU. . . . . . . . . . . . . . . .60, 131
effects on DMA . . . . . . . . . . . . . . . . . .132
effects on PIT. . . . . . . . . . . . . . . . . . . .296
effects on SPI. . . . . . . . . . . . . . . . . . . .233
effects on TIM . . . . . . . . . . . . . . .132, 282
effects on TIMA . . . . . . . . . . . . . . . . . .258
effects on TIMA-6. . . . . . . . . . . . . . . . .472
flag protection during . . . . . . . . . . . . . . .87
break module
break address registers (BRKH/L) . . . . . . .
130–133
break status and control register (BRKSCR) . . . . . . . . . . . . .130, 133, 135
break signal . . . . . . . . . . . . . . . . . . . . . . . .142
BRKA bit (break active bit) . . . . . . . .130, 133
BRKE bit (break enable bit). . . . . . . . . . . .133
bus frequency . . . . . . . . . . . . . . . . . . . . . . .54
bus timing . . . . . . . . . . . . . . . . . . . . . . . . . .75
C
C bit
CCR . . . . . . . . . . . . . . . . . . . . . . . . . . . .59
CCR
C bit (carry/borrow flag) . . . . . . . . . . . . .59
H bit (half-carry flag) . . . . . . . . . . . . . . .58
I bit (interrupt mask) . . . . . . . . . . . . . . . .58
N bit (negative flag) . . . . . . . . . . . . . . . .59
V bit (overflow flag) . . . . . . . . . . . . . . . .58
Z bit (zero flag). . . . . . . . . . . . . . . . . . . .59
CGM
base clock output (CGMOUT) . . . . . . .108
clock signals. . . . . . . . . . . . . . . . . . . . . .75
CPU interrupt (CGMINT) . . . . . . . . . . .108
crystal oscillator circuit . . . . . . . . . . . . . .99
external connections . . . . . . . . . . . . . .106
interrupts . . . . . . . . . . . . . . . . . . . . . . . 116
phase-locked loop (PLL) circuit . . . . . . . 99
PLL bandwidth control register (PBWC) . .
101, 112
PLL control register (PCTL). . . . . . . . . 110
PLL programming register (PPG) . . . . 114
CGM acquisition/lock time information . . . 403
CGM component information . . . . . . . . . . 402
CGM operating conditions . . . . . . . . . . . . 402
CGMRCLK signal . . . . . . . . . . . . . . . . . . . . 99
CGMRDV signal . . . . . . . . . . . . . . . . . . . . 100
CGMVDV signal . . . . . . . . . . . . . . . . . . . . 100
CGMXCLK signal . . . . . . . . . . . . . . .151–152
duty cycle. . . . . . . . . . . . . . . . . . . . . . . 108
CGMXFC pin. . . . . . . . . . . . . . . . . . . . . . . . 17
CGND/EVss pin . . . . . . . . . . . . . . . . . . . . . 236
CHxF bits (TIM channel interrupt flag bits) . . .
265, 289
CHxF bits (TIMA channel interrupt flag bits). .
480
CHxIE bits (TIM channel interrupt enable bits)
265, 289, 480
CHxMAX bits (TIM maximum duty cycle bits)
268, 291
CHxMAX bits (TIMA maximum duty cycle
bits) . . . . . . . . . . . . . . . . . . . . . . . . 483
CLI instruction . . . . . . . . . . . . . . . . . . . . . . . 58
clock generator module (CGM). . . . . . 96, 123
block diagram . . . . . . . . . . . . . . . . . . . . 98
clock start-up
from POR. . . . . . . . . . . . . . . . . . . . . . . . 75
clock start-up from LVI reset . . . . . . . . . . . . 75
COCO
Conversions Complete Bit . . . . . . . . . . 494
COCO/IDMAS
Conversions complete/interrupt DMA select . . . . . . . . . . . . . . . . . . . . . . 308
condition code register (CCR). . . . . . . 57, 163
control timing. . . . . . . . . . . . . . . . . . . . . . . 397
COP bit (computer operating properly reset
bit) . . . . . . . . . . . . . . . . . . . . . . . . . 151
COP control register (COPCTL) . . . .152–153
COP counter . . . . . . . . . . . . . . .149, 151–154
MC68HC08AZ32
512
Index
MOTOROLA
Index
COP timeout period. . . . . . . . . . . . . .151, 154
COPD
MORA . . . . . . . . . . . . . . . . . . . . . . . . .127
COPRS
MORA . . . . . . . . . . . . . . . . . . . . . . . . .127
CPHA bit (SPI clock phase bit) .218, 235, 238
CPOL bit (SPI clock polarity bit) . . . . . . . .238
CPU interrupt
software . . . . . . . . . . . . . . . . . . . . .60, 140
CPU interrupt requests
SCI . . . . . . . . . . . . . . . . . . . .175, 184, 187
CPU interrupts
hardware . . . . . . . . . . . . . . . . . . . . .83, 85
PLL. . . . . . . . . . . . . . . . . . . . . . . . . . . .101
software . . . . . . . . . . . . . . . . . . . . . .83, 86
SPI . . . . . . . . . . . . . . . . . . . .228, 232, 240
TIM. . . . . . . . . . . . . . . . . . . . . . . . . . . .265
TIM input capture . . . . . . . . . . . . . . . . .250
TIM output compare. . . . . . . . . . . . . . .250
TIMA overflow . . . . . . . . . . . . . . . . . . .257
CPU registers
H register . . . . . . . . . . . . . . . . . . . . . . . .37
stack pointer. . . . . . . . . . . . . . . . . . . . . .37
crosstalk . . . . . . . . . . . . . . . . . . . . . . . . . .106
crystal . . . . . . . . . . . . . . . . . . . . . . . .151–152
crystal amplifier input pin
(OSC1). . . . . . . . . . . . . . . . . . . . . . . . .107
crystal amplifier output pin
(OSC2). . . . . . . . . . . . . . . . . . . . . . . . .107
crystal output frequency signal (CGMXCLK) . .
108
D
DC electrical characteristics . . . . . . . . . . .396
DMA service requests
SCI . . . . . . . . . . . . . . . . . . . . . . . .175, 184
SPI . . . . . . . . . . . . . . . . . . . . . . . .228, 240
DMARE bit (SCI DMA receive enable bit) . . . .
184, 197
DMATE bit (SCI DMA transfer enable bit) . . . .
177, 198
E
EBI
block diagram . . . . . . . . . . . . . . . . . . . 424
EBI control registers . . . . . . . . . . . . . . . . . 434
EBIC . . . . . . . . . . . . . . . . . . . . . . . . . . 434
EBICS . . . . . . . . . . . . . . . . . . . . . . . . . 436
EBI module
MC68HC08AZ0 . . . . . . . . . . . . . . . . . . 423
EBI timings in high performance mode . . . 405
EBI timings in low noise mode . . . . . . . . . 407
EEACR
EEPROM array configuration register . . 51
EECR
EEPROM control register . . . . . . . . . . . 49
EENVR
EEPROM non-volatile register. . . . . . . . 51
EEPROM . . . . . . . . . . . . . . . . . . . . . . . 42, 52
block protection . . . . . . . . . . . . . . . . . . . 46
configuration . . . . . . . . . . . . . . . . . . . . . 47
EEACR . . . . . . . . . . . . . . . . . . . . . . . . . 51
EECR. . . . . . . . . . . . . . . . . . . . . . . . . . . 49
EENVR . . . . . . . . . . . . . . . . . . . . . . . . . 51
erasing. . . . . . . . . . . . . . . . . . . . . . . . . . 44
programming . . . . . . . . . . . . . . . . . . . . . 43
redundant mode . . . . . . . . . . . . . . . . . . 47
security . . . . . . . . . . . . . . . . . . . . . . . . 420
size . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
EESEC
MORB . . . . . . . . . . . . . . . . . . . . . . . . . 127
electrostatic damage. . . . . . . . . . . . . . . . . 322
ELSxA/B bits (TIM edge/level select bits) 266,
290
ELSxA/B bits (TIMA edge/level select bits). . .
481
ENSCI bit (enable SCI bit) . . . . . . . . 175, 191
EPROM/OTPROM security. . . . . . . . . . . . 126
external crystal . . . . . . . . . . . . . . . . . . . . . . 90
external filter capacitor . . . . . . . . . . . 107, 120
external filter capacitor pin (CGMXFC) . . . 107
external pin reset . . . . . . . . . . . . . . . . . . . . 77
F
fBUS (bus frequency) . . . . . . . . . . . . . . . . . 103
MC68HC08AZ32
MOTOROLA
Index
513
Index
FE bit (SCI framing error bit) . . . . . . . . . . .185
FE bit (SCI receiver framing error bit) . . . .203
FEIE bit (SCI framing error interrupt enable
bit). . . . . . . . . . . . . . . . . . . . . . . . . .185
FEIE bit (SCI receiver framing error interrupt
enable bit). . . . . . . . . . . . . . . . . . . .198
flag protection in break mode . . . . . . . . . . .87
fNOM (nominal center-of-range frequency) .100
frclk (PLL reference clock frequency) . . . . .103
fRCLK (PLL reference clock frequency) . . . .100
fRDV (PLL final reference frequency) . . . . .100
functional operating range. . . . . . . . . . . . .395
fVCLK (VCO output frequency) . . . . . . . . . .100
fVRS (VCO programmed center-of-range frequency). . . . . . . . . . . . . .100, 104, 115
input capture . . . . . . .250, 275, 292, 458, 461
interrupt
external interrupt pin (IRQ1) . . . . . . . . . 17
interrupt status and control register (ISCR) . .
162
interrupts
ADC . . . . . . . . . . . . . . . . . . . . . . . 305, 491
CGM . . . . . . . . . . . . . . . . . . . . . . . . . . 116
msCAN08 . . . . . . . . . . . . . . . . . . . . . . 360
IRQ status and control register (ISCR) . . . 166
IRQ1 latch . . . . . . . . . . . . . . . . . . . . . . . . . 162
IRQ1/VPP pin . . . . . . . . . . . .17, 153, 161, 165
triggering sensitivity . . . . . . . . . . . . . . . 163
IRQ2 pin . . . . . . . . . . . . . . . . . . . . . . . . . . 161
IRST signal . . . . . . . . . . . . . . . . . . . . . . . . . 77
H
H bit
CCR . . . . . . . . . . . . . . . . . . . . . . . . . . . .58
KB
I
I bit
CCR . . . . . . . . . . . . . . . . . . . . . . . . . . . .58
I bit (interrupt mask) . . . . . . . . . . . . .163, 167
I/O port register summary . . . . . . . . . . . . .322
I/O registers
locations. . . . . . . . . . . . . . . . . . . . . . . . .26
IAB (internal address bus). . . . . . . . . . . . .130
IBUS . . . . . . . . . . . . . . . . . . . . . . . . . . .75, 82
IDLE bit (SCI receiver idle bit) . . . . . .184, 200
idle character. . . . . . . . . . . . . . . . . . . . . . .177
ILAD
SRSR . . . . . . . . . . . . . . . . . . . . . . . . . . .93
ILIE bit (SCI idle line interrupt enable bit) 184,
195
ILOP
SRSR . . . . . . . . . . . . . . . . . . . . . . . . . . .93
ILOP bit (illegal opcode reset bit) . . . . . . . .93
ILTY bit (SCI idle line type bit). . . . . . . . . .192
IMASK1 bit (IRQ1 interrupt mask bit) 163, 167
IMASKK
Keyboard interrupt mask bit . . . . . . . . .319
index register (H:X) . . . . . . . . . . . . . . . .56, 86
K
I/O register summary . . . . . . . . . . . . . . 315
KBIE4-KBIE0
Keyboard interrupt enable bits. . . . . . . 319
keyboard interrupt control register (KBICR) . .
318
Keyboard interrupt enable register (KBIER) . .
319
KEYF
Keyboard flag bit . . . . . . . . . . . . . . . . . 318
L
L (VCO linear range multiplier) . . . . . . . . . 104
literature distribution centers. . . . . . . . . . . 521
LOCK
PBWC . . . . . . . . . . . . . . . . . . . . . . . . . 112
LOOPS bit (SCI loop mode select bit) . . . 191
LVI
SRSR. . . . . . . . . . . . . . . . . . . . . . . . . . . 93
LVI module . . . . . . . . . . . . . . . . . . . . . . . . 159
LVI status register (LVISR) . . . . . . . . 156, 158
LVI trip voltage . . . . . . . . . . . . . . . . . . . . . 155
LVIOUT bit (LVI output bit) . . . . . . . . 156, 158
LVIPWR
MORA . . . . . . . . . . . . . . . . . . . . . . . . . 126
LVIPWR bit (LVI power enable bit) . . . . . . 159
MC68HC08AZ32
514
Index
MOTOROLA
Index
LVIRST
MORA . . . . . . . . . . . . . . . . . . . . . . . . .126
LVIRST bit ( LVI reset bit) . . . . . . . . . . . . .156
LVIRST bit (LVI reset enable bit). . . . . . . .159
M
M bit (SCI mode (character length) bit) . . 174,
176, 191
mask option
register A (MORA) . . . . . . . . . . . . . . . .126
register B (MORB) . . . . . . . . . . . . . . . .127
mask option register (MOR) . . .152, 154, 157
maximum ratings . . . . . . . . . . . . . . . . . . . .394
MC68HC08AZ0 . . . . . . . . . . . . . . . . . . . . .415
EBI module . . . . . . . . . . . . . . . . . . . . .423
EEPROM security . . . . . . . . . . . . . . . .420
memory map . . . . . . . . . . . . . . . . . . . .421
pin descriptions . . . . . . . . . . . . . . . . . .418
MC68HC08AZ16 . . . . . . . . . . . . . . . . . . . .438
block diagram. . . . . . . . . . . . . . . . . . . .439
memory map . . . . . . . . . . . . . . . . . . . .442
pin assignments . . . . . . . . . . . . . . . . . .440
RAM . . . . . . . . . . . . . . . . . . . . . . . . . . .441
ROM. . . . . . . . . . . . . . . . . . . . . . . . . . .441
MC68HC08AZ24 . . . . . . . . . . . . . . . .444, 450
block diagram. . . . . . . . . . . . . . . .445, 451
memory map . . . . . . . . . . . . . . . .447, 453
pin assignments . . . . . . . . . . . . . .446, 452
RAM . . . . . . . . . . . . . . . . . . . . . . .449, 455
ROM. . . . . . . . . . . . . . . . . . . . . . .449, 455
memory characterisitcs . . . . . . . . . . . . . . .404
memory map
MC68HC08AZ0 . . . . . . . . . . . . . . . . . .421
MC68HC08AZ16 . . . . . . . . . . . . . . . . .442
MC68HC08AZ24 . . . . . . . . . . . . .447, 453
msCAN08. . . . . . . . . . . . . . . . . . . . . . .370
MODE1 bit (IRQ1 edge/level select bit) . 163,
165, 167
MODEK
Keyboard triggering sensitivity bit . . . .319
MODF bit (SPI mode fault bit) . . . . . . . . . .241
monitor commands
IREAD . . . . . . . . . . . . . . . . . . . . . . . . .144
IWRITE . . . . . . . . . . . . . . . . . . . . . . . . 144
READ. . . . . . . . . . . . . . . . . . . . . . . . . . 143
READSP . . . . . . . . . . . . . . . . . . . . . . . 145
RUN. . . . . . . . . . . . . . . . . . . . . . . . . . . 145
WRITE . . . . . . . . . . . . . . . . . . . . . . . . . 143
monitor mode . . . . . . . . . . . . . . . . . . 131, 153
alternate vector addresses . . . . . . . . . 140
baud rate . . . . . . . . . . . . . . . . . . . . . . . 138
commands . . . . . . . . . . . . . . . . . . . . . . 138
echoing . . . . . . . . . . . . . . . . . . . . . . . . 142
EPROM/OTPROM programming . . . . 138
monitor ROM
size . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
MORA
COP disable bit (COPD) . . . . . . . . . . . 127
COP rate select (COPRS) . . . . . . . . . . 127
LVI power enable bit (LVIPWR). . . . . . 126
LVI reset enable bit (LVIRST) . . . . . . . 126
ROM security bit (SEC) . . . . . . . . . . . . 126
short stop recovery bit (SSREC) . . . . . 126
STOP enable bit (STOP) . . . . . . . . . . . 127
MORB
EEPROM security enable bit (EESEC)127
msCAN08
bus timing register 0 (CBTR0) . . . . . . . 380
bus timing register 1 (CBTR1) . . . . . . . 381
clock system . . . . . . . . . . . . . . . . . . . . 367
control register structure . . . . . . . . . . . 376
CPU WAIT mode . . . . . . . . . . . . . . . . . 366
Data length register (DLR). . . . . . . . . . 374
Data segment registers (DSRn) . . . . . 374
external pins . . . . . . . . . . . . . . . . . . . . 350
Identifier Acceptance Control Register (CIDAC) . . . . . . . . . . . . . . . . . . . . . 388
identifier acceptance filter . . . . . . . . . . 356
Identifier Acceptance Registers
(CIDAR0-3) . . . . . . . . . . . . . . . . 390
Identifier Mask Registers (CIDMR0-3). 391
identifier registers (IDRn). . . . . . . . . . . 372
internal sleep mode . . . . . . . . . . . . . . . 364
interrupt acknowledge . . . . . . . . . . . . . 361
interrupt vectors. . . . . . . . . . . . . . . . . . 361
interrupts . . . . . . . . . . . . . . . . . . . . . . . 360
MC68HC08AZ32
MOTOROLA
Index
515
Index
memory map . . . . . . . . . . . . . . . . . . . .370
message buffer organization . . . . . . . .354
message buffer outline. . . . . . . . . . . . .371
message storage . . . . . . . . . . . . . . . . .351
module control register (CMCR0) . . . .377
module control register (CMCR1) . . . .379
programmable wake-up function . . . . .366
Receive Error Counter (CRXERR). . . .389
receive structures. . . . . . . . . . . . . . . . .352
receiver flag register (CRFLG). . . . . . .382
receiver interrupt enable register (CRIER).
385
Transmit buffer priority registers (TBPR) . .
375
Transmit Error Counter (CTXERR) . . .390
transmit structures . . . . . . . . . . . . . . . .355
Transmitter Control Register (CTCR) .387
Transmitter Flag Register (CTFLG) . . .386
MSxA/B bits (TIM mode select bits) 266, 268,
289, 292, 464
MSxA/B bits (TIMA mode select bits) . . . 469,
480–481
N
N bit
CCR . . . . . . . . . . . . . . . . . . . . . . . . . . . .59
NEIE bit (SCI noise error interrupt enable bit) .
184, 203
NEIE bit (SCI receiver noise error interrupt enable bit). . . . . . . . . . . . . . . . . . . . . .198
NF bit (SCI noise flag bit) . . . . . . . . .184, 203
O
OR bit (SCI receiver overrun bit) . . . .184, 201
ordering information
literature distribution centers . . . . . . . .521
Mfax . . . . . . . . . . . . . . . . . . . . . . . . . . .522
Web server. . . . . . . . . . . . . . . . . . . . . .522
Web site . . . . . . . . . . . . . . . . . . . . . . . .522
ORIE bit (SCI overrun interrupt enable bit) . . .
184
ORIE bit (SCI receiver overrun interrupt enable bit). . . . . . . . . . . . . . . . . . . . . .198
OSC1 pin . . . . . . . . . . . . . . . . . . . . . . 17, 107
OSC2 pin . . . . . . . . . . . . . . . . . . . . . . . . . . 17
oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . 152
oscillator enable signal (SIMOSCEN) . . . . 108
oscillator pins
OSC1. . . . . . . . . . . . . . . . . . . . . . . . . . . 17
output compare . . . . . . . . .250, 275, 292, 463
buffered . . . . . . . . . . . . . . . . . . . . 251, 276
unbuffered . . . . . . . . . . . . . . . . . . 250, 275
OVRF bit (SPI overflow bit). . . . . . . . . . . . 241
P
page zero . . . . . . . . . . . . . . . . . . . . . . . . . . 57
parity
SCI module . . . . . . . . . . . . . . . . . 185, 190
PBWC
acquisition mode bit (ACQ) . . . . . . . . . 113
automatic bandwidth control bit (AUTO) . .
112
crystal loss detect bit (XLD). . . . . . . . . 113
lock indicator bit (LOCK) . . . . . . . . . . . 112
PCTL
base clock select bit (BCS) . . . . . . . . . 111
PLL interrupt enable bit (PLLIE) . . . . . 110
PLL interrupt flag bit (PLLF)
PLLF
PCTL110
PLL on bit (PLLON) . . . . . . . . . . . . . . . 111
PE bit (SCI parity error bit) . . . . . . . . . . . . 185
PE bit (SCI receiver parity error bit) . . . . . 203
PEIE bit (SCI parity error interrupt enable bit)
185
PEIE bit (SCI receiver parity error interrupt enable bit) . . . . . . . . . . . . . . . . . . . . . 198
PEN bit (SCI parity enable bit) . . . . . . . . . 192
phase-locked loop (PLL) . . . . . . . . . . . 99, 105
acquisition mode . . . . . . . . . .99, 101, 119
acquisition time . . . . . . . . . . . . . . . . . . 119
automatic bandwidth mode . . . . . . . . . 101
lock detector . . . . . . . . . . . . . . . . . . . . 100
loop filter . . . . . . . . . . . . . . . . . . . . . . . 100
manual bandwidth mode . . . . . . . . . . . 112
phase detector. . . . . . . . . . . . . . . . . . . 100
MC68HC08AZ32
516
Index
MOTOROLA
Index
programming . . . . . . . . . . . . . . . . . . . .103
tracking mode . . . . . . . . . . . . . . . .99, 101
voltage-controlled oscillator (VCO) . . .101
PIE bit (PIT overflow interrupt enable bit) .298
PIN
SRSR . . . . . . . . . . . . . . . . . . . . . . . . . . .92
pin assignments
MC68HC08AZ0 . . . . . . . . . . . . . . . . . .417
MC68HC08AZ16 . . . . . . . . . . . . . . . . .440
MC68HC08AZ24 . . . . . . . . . . . . .446, 452
PIN bit
set timing . . . . . . . . . . . . . . . . . . . . . . . .77
PIN bit (external reset bit) . . . . . . . . . . . . . .92
PIT counter . . . . . . . . . . . . . . . . . . . .294, 296
PLL analog power pin (VDDA). . . . . . . . . . .108
PLLIE
PCTL . . . . . . . . . . . . . . . . . . . . . . . . . .110
PLLON
PCTL . . . . . . . . . . . . . . . . . . . . . . . . . .111
POF bit (PIT overflow flag bit) . . . . . . . . . .298
POR
SRSR . . . . . . . . . . . . . . . . . . . . . . . . . . .92
PORRST signal . . . . . . . . . . . . . . . . . . . . . .82
port A. . . . . . . . . . . . . . . . . . . . . .18, 323–324
data direction register A (DDRA) . . . . .323
I/O Circuit . . . . . . . . . . . . . . . . . . . . . . .324
pin functions. . . . . . . . . . . . . . . . . . . . .324
port A data register (PTA) . . . . . . . . . .323
port B. . . . . . . . . . . . . . . . . . . . . .18, 325, 327
data direction register B (DDRB) . . . . .326
I/O circuit . . . . . . . . . . . . . . . . . . . . . . .326
pin functions. . . . . . . . . . . . . . . . . . . . .327
port B data register (PTB) . . . . . . . . . .325
port C. . . . . . . . . . . . . . . . . . . . . .18, 328, 330
data direction register C (DDRC) . . . . .329
I/O circuit . . . . . . . . . . . . . . . . . . . . . . .330
pin functions. . . . . . . . . . . . . . . . . . . . .330
port C data register (PTC) . . . . . . . . . .328
port D. . . . . . . . . . . . . . . . . . . . . .18, 331, 333
data direction register D (DDRD) . . . . .332
I/O circuit . . . . . . . . . . . . . . . . . . . . . . .333
pin functions. . . . . . . . . . . . . . . . . . . . .333
port D data register (PTD) . . . . . . . . . .331
port E . . . . . . . . . . . . . . . . . . . . .18, 334, 336
data direction register E (DDRE) . . . . . 336
I/O circuit . . . . . . . . . . . . . . . . . . . . . . . 337
pin functions . . . . . . . . . . . . . . . . . . . . 337
port E data register (PTE) . . . . . . . . . . 334
port F. . . . . . . . . . . . . . . . . . . . . .18, 338, 340
data direction register F (DDRF) . . . . . 339
I/O circuit . . . . . . . . . . . . . . . . . . . . . . . 340
pin functions . . . . . . . . . . . . . . . . . . . . 340
port F data register (PTF) . . . . . . . . . . 338
port G . . . . . . . . . . . . . . . . . . . . .19, 341, 344
data direction register G (DDRG) . . . . 342
I/O circuit . . . . . . . . . . . . . . . . . . . . . . . 342
port G data register (PTG). . . . . . . . . . 341
port H . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
data direction register H (DDRH). . . . . 345
I/O circuit . . . . . . . . . . . . . . . . . . . . . . . 345
port H data register (PTH) . . . . . . . . . . 344
power supply
bypassing . . . . . . . . . . . . . . . . . . . . . . . 16
pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
PPG
multiplier select bits(MUL[7
4])114
VCO range select bits (VRS[7:4]) . . . . 115
program counter (PC) . . . . . . . . .57, 131, 165
programmable interrupt timer
status and control register (PSC) . . . . 297
programmable interrupt timer (PIT)
counter modulo registers (PMODH/L) . 300
counter registers (PCNTH:PCNTL) . . . 299
protocol violation protection . . . . . . . . . . . 362
PRST bit (PIT reset bit). . . . . . . . . . . . . . . 298
PS[2:0] bits (TIM prescaler select bits) . . 249,
262, 286
PS[2:0] bits (TIMA prescaler select bits). . 476
PSHH instruction. . . . . . . . . . . . . . . . . . . . . 58
PSTOP bit (PIT stop bit) . . . . . . . . . . . . . . 298
PTY bit (SCI parity bit) . . . . . . . . . . . . . . . 192
PULH instruction . . . . . . . . . . . . . . . . . . . . . 58
pulse-width modulation (PWM) .276, 465–466
duty cycle. . 253, 256, 268, 277, 280, 291,
466, 470, 483
MC68HC08AZ32
MOTOROLA
Index
517
Index
initialization . . . . . . . . . . . . .255, 279, 469
R
R8 bit (SCI received bit 8) . . . . . . . . . . . . .197
RAM . . . . . . . . . . . . . . . . . . . . . . . . . . .37–38
size. . . . . . . . . . . . . . . . . . . . . . . . . .12, 25
stack RAM . . . . . . . . . . . . . . . . . . . . . . .57
RE bit (SCI receiver enable bit). . . . . . . . .195
reset
COP . . . . . . . . . . . . . . . . . . . .80, 149, 154
external . . . . . . . . . . . . . . . . . . . . . . . . .78
external reset pin (RST). . . . . . . . . . . . .17
illegal address . . . . . . . . . . . . . . . . .81, 93
illegal opcode . . . . . . . . . . . . . . . . . .81, 93
internal . . . . . . . . . . . . . . . . . . . . . . . . .152
low-voltage inhibit (LVI) . . . . . . . . . . . . .81
power-on . . . . . . . . . . . . . . . . . . . .79, 152
ROM . . . . . . . . . . . . . . . . . . . . . . . . . . .39–40
security. . . . . . . . . . . . . . . . . . . . . . . . . .40
size. . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
user ROM. . . . . . . . . . . . . . . . . . . . . . . .39
RPF bit (SCI reception in progress flag bit) . . .
204
RST pin . . . . . . . . . . . . . . . . . . . . . . . . . . .151
during POR timeout . . . . . . . . . . . . . . . .75
RTI instruction . . . . . . . . . . . . . . . .58, 60, 130
RWU bit (SCI receiver wake-up bit) . . . . .196
S
SBFCR
break clear flag enable bit (BCFE). . . . .93
SBK bit (SCI send break bit) . . . . . . .176, 196
SBSR
SIM break STOP/WAIT statur bit (SBSW) .
91
SBSW
SBSR . . . . . . . . . . . . . . . . . . . . . . . . . . .91
SBSW bit (SIM break stop/wait bit) . . . . . .135
SCP1–SCP0 bits (SCI baud rate prescaler
bits). . . . . . . . . . . . . . . . . . . . . . . . .205
SCRF bit (SCI receiver full bit) . . . . . . . . .200
SCRIE bit (SCI receiver interrupt enable bit) . .
184
SCTE bit (SCI transmitter empty bit). . . . 175,
177, 191, 194, 199
SCTIE bit (SCI transmitter interrupt enable
bit) . . . . . . . . . . . . . . . . .175, 177, 194
serial communications interface module (SCI)
baud rate . . . . . . . . . . . . . . . . . . . . . . . 170
baud rate register (SCBR) . . . . . . . . . . 205
character format . . . . . . . . . . . . . . . . . 193
control register 1 (SCC1). . .174–176, 190
control register 2 (SCC2). . .175–176, 193
control register 3 (SCC3). . .174, 177, 196
data register (SCDR) . . . . . . . . . . 175, 204
error conditions . . . . . . . . . . . . . . . . . . 184
framing error . . . . . . . . . . . . . . . . 183, 203
I/O pins . . . . . . . . . . . . . . . . . . . . . . . . 189
noise error . . . . . . . . . . . . . . . . . . . . . . 203
overrun error . . . . . . . . . . . . . . . . . . . . 198
parity error . . . . . . . . . . . . . . . . . . . . . . 185
status register 1 (SCS1) . . . . . . . 175, 199
status register 2 (SCS2) . . . . . . . . . . . 203
serial peripheral interface module (SPI)
baud rate . . . . . . . . . . . . . . . . . . . . . . . 240
control register (SPCR) . . . . . . . . . . . . 237
data register (SPDR) . . . . . . . . . . . . . . 243
I/O pins . . . . . . . . . . . . . . . . . . . . . . . . 234
in stop mode . . . . . . . . . . . . . . . . . . . . 232
mode fault error . . . . . . . . . . . . . . . . . . 241
overflow error. . . . . . . . . . . . . . . . . . . . 241
slave select pin . . . . . . . . . . . . . . . . . . 240
status and control register (SPSCR) . . 240
SIM counter
power-on reset. . . . . . . . . . . . . . . . . . . . 82
reset states . . . . . . . . . . . . . . . . . . . . . . 82
stop mode recovery . . . . . . . . . . . . . . . . 82
SIMOSCEN signal . . . . . . . . . . . . . . . . . . . 99
SPE bit (SPI enable bit) . . . . . . . . . . . . . . 239
SPI timing . . . . . . . . . . . . . . . . . . . . . . . . . 399
SPMSTR bit (SPI master mode bit) . 234, 238
SPR1[1:0] bits (SPI baud rate select bits). 242
SPRF bit (SPI receiver full bit) . . . . . . . . . 240
SPRIE bit (SPI receiver interrupt enable bit) .
237
SPTE bit (SPI transmitter empty bit) . . . . . 241
MC68HC08AZ32
518
Index
MOTOROLA
Index
SPTIE bit (SPI transmitter interrupt enable
bit). . . . . . . . . . . . . . . . . . . . . . . . . .239
SPWOM bit (SPI wired-OR mode bit)234, 238
SRSR
computer operating properly reset bit
(COP) . . . . . . . . . . . . . . . . . . . . .93
external reset bit (PIN) . . . . . . . . . . . . . .92
illegal address reset bit (ILAD). . . . . . . .93
illegal opcode reset bit (ILOP) . . . . . . . .93
low-voltage inhibit reset bit (LVI) . . . . . .93
power-on reset bit (POR) . . . . . . . . . . . .92
SSREC
MORA . . . . . . . . . . . . . . . . . . . . . . . . .126
stack pointer . . . . . . . . . . . . . . . . . . . . . . . .37
stack pointer (SP) . . . . . . . . . . . . . . . . . . . .56
stack RAM . . . . . . . . . . . . . . . . . . . . . . .37, 57
start bit. . . . . . . . . . . . . . . . . . . . . . . .142, 175
SCI data . . . . . . . . . . . . . . . . . . . . . . . .192
stop bit. . . . . . . . . . . . . . . . . . . . . . . . . . . .175
SCI data . . . . . . . . . . . . . . . . . . . .185, 191
STOP bit (STOP enable bit) . . . . . . . . . . .154
STOP instruction 90, 117, 135, 152, 154, 159,
187, 232, 295, 471, 492
STOP mode. . . . . . . . . . . . . . . . . . . .306, 492
entry timing . . . . . . . . . . . . . . . . . . . . . .90
recovery from interrupt break. . . . . . . . .90
stop mode . . . . . . . . .151, 159, 204, 295, 471
recovery time . . . . . . . . . . . . . . . . . . . . .76
SWI instruction . . . . . . . . . . .60, 86, 131, 140
system inegration module (SIM)
STOP mode . . . . . . . . . . . . . . . . . . . . . .89
system integration module (SIM). . . . . .72, 93
break flag control register (SBFCR). . . .93
break status register (SBSR) . . . . . . . . .91
exception control . . . . . . . . . . . . . . . . . .83
reset status register (SRSR) . . . . .92, 151
SIM counter . . . . . . . . . . . . . .82, 151–152
WAIT mode . . . . . . . . . . . . . . . . . . . . . .88
T
T8 bit (SCI transmitted bit 8) . . . . . . . . . . .197
T8 bit (transmitted SCI bit 8) . . . . . . . . . . .174
TCIE bit (SCI transmission complete interrupt
enable bit) . . . . . . . . . . . . . . . . . . . 194
TE bit (SCI transmitter enable bit). . . . . . . 195
TE bit (transmitter enable bit) . . . . . . . . . . 175
thermal characteristics . . . . . . . . . . . . . . . 395
TIMA counter . . . . . . . . . . . . . . . . . . . . . . 258
timer interface module (TIM). . . . . . . . . . . 292
channel registers (TCH0H/L–TCH3H/L) . .
292
prescaler . . . . . . . . . . . . . . . . . . . . . . . 461
timer interface module (TIMA)
channel registers
(TACH0H/L–TACH3H/L). . . . . . 268
channel status and control registers
(TASC0–TASC3) . . . . . . . . . . . 264
clock input pin (PTD3/TACLK). . . . . . . 259
clock input pin (PTD6/ATD14/TCLK). . 473
counter modulo registers
(TAMODH:TAMODL) . . . . . . . . 263
counter registers (TACNTH/L). . .262–263
prescaler . . . . . . . . . . . . . . . . . . . . . . . 249
status and control register (TASC) . . 260,
469, 474
timer interface module (TIMA-6)
channel I/O pins (PTF3-PTF0/TACH2 and
PTE3/TACH1-PTE2/TACH0) . . 473
channel registers
(TACH0H/L–TACH3H/L). 464–465,
473, 483
channel status and control registers
(TASC0–TASC3) . . . . . . . 464, 478
counter modulo registers (TAMODH/L) . . .
477
counter modulo registers
(TAMODH:TAMODL) . . . . . . . . 469
counter registers (TACNTH/L). . . . . . . 476
counter registers (TACNTH:TACNTL). 476
status and control register (TASC) . . 461,
474
timer interface module (TIMB)
channel registers
(TBCH0H/L–TBCH3H/L). . . . . . 292
channel status and control registers
(TBSC0–TBSC1) . . . . . . . . . . . 288
MC68HC08AZ32
MOTOROLA
Index
519
Index
clock input pin (PTD3/TBCLK) . . . . . . .283
clock input pin (PTD4/TBCLK) . . . . . . .274
counter modulo registers (TBMODH/L) . . .
287
counter modulo registers (TBMODH:TBMODL). . . . . . . . . . . . . . . . . . . .287
counter registers (TBCNTH/L) . . .286–287
counter registers (TBCNTH:TBCNTL) .286
status and control register (TBSC) . . . . . . .
284–285
timer module characteristics . . . . . . . . . . .404
TOF bit (TIM overflow flag bit). . . . . .261, 285
TOF bit (TIMA overflow bit) . . . . . . . . . . . .471
TOF bit (TIMA overflow flag bit) . . . . . . . .475
TOIE bit (TIM overflow interrupt enable bit) . . .
261, 285
TOIE bit (TIMA overflow interrupt enable bit) .
475
TOVx bits (TIM toggle on overflow bits) . 267,
291
TOVx bits (TIMA toggle on overflow bits) .482
TRST bit (TIM reset bit). . . . . . .261, 266, 286
TRST bit (TIMA reset bit) . . . . . . . . .469, 475
TSTOP bit (TIM stop bit) . . . . . .261, 266, 285
TSTOP bit (TIMA stop bit) . . . . . . . . .469, 475
TXINV bit . . . . . . . . . . . . . . . . . . . . . . . . . .191
TXINV bit (SCI transmit inversion bit)177, 191
232, 257, 281, 295, 471, 492
WAIT mode . . . . . . . . . . . . . . . .117, 306, 492
wait mode 135, 154, 159, 187, 232, 257, 281,
295, 471
WAKE bit (SCI wake-up condition bit) . . . 192
Web server . . . . . . . . . . . . . . . . . . . . . . . . 522
Web site . . . . . . . . . . . . . . . . . . . . . . . . . . 522
X
XLD
PBWC . . . . . . . . . . . . . . . . . . . . . . . . . 113
Z
Z bit
CCR. . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
U
user vectors
addresses . . . . . . . . . . . . . . . . . . . . . . .34
V
V bit
CCR . . . . . . . . . . . . . . . . . . . . . . . . . . . .58
VDD pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . .16
VDDA pin . . . . . . . . . . . . . . . . . . . . . . . . . . . .17
VRS[7:4]
PPG . . . . . . . . . . . . . . . . . . . . . . . . . . .115
VSS pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16
W
WAIT instruction 88, 117, 135, 154, 159, 187,
MC68HC08AZ32
520
Index
MOTOROLA
Literature Updates
Literature Updates
This document contains the latest data available at publication time. For
updates, contact one of the centers listed below:
Literature Distribution Centers
Order literature by mail or phone.
USA/Europe
Motorola Literature Distribution
P.O. Box 5405
Denver, Colorado, 80217
Phone 1-303-675-2140
US & Canada only
http://sps.motorola.com/mfax
Japan
Nippon Motorola Ltd.
Tatsumi-SPD-JLDC
Toshikatsu Otsuki
6F Seibu-Butsuryu Center
3-14-2 Tatsumi Koto-Ku
Tokyo 135, Japan
Phone 03-3521-8315
MC68HC08AZ32
MOTOROLA
Literature Updates
521
Literature Updates
Hong Kong
Motorola Semiconductors H.K. Ltd.
8B Tai Ping Industrial Park
51 Ting Kok Road
Tai Po, N.T., Hong Kong
Phone 852-26629298
Customer Focus Center
1-800-521-6274
Mfax
To access this worldwide faxing service call or contact by electronic mail
or the internet:
[email protected]
TOUCH-TONE 1-602-244-6609
http://sps.motorola.com/mfax
Motorola SPS World Marketing World Wide Web Server
Use the Internet to access Motorola’s World Wide Web server. Use the
following URL:
http://design-net.com
Microcontroller DivisionÕs Web Site
Directly access the Microcontroller Division’s web site with the following
URL:
http://design-net.com/csic/CSIC_home.html
MC68HC08AZ32
522
Literature Updates
MOTOROLA
MC68HC08AZ32 TECHNICAL DATA
CUSTOMER RESPONSE SURVEY
To make M68HC08 documentation as clear, complete, and easy to use as possible, we need your
comments. Please complete this form and return it by mail, or FAX it to 512-891-3236.
1. How do you rate the quality of this document?
High
Low
Organization
Tables
Readability
Table of contents
Accuracy
Page size/binding
Figures
Overall impression
High
Low
Yes
No
Comments:
2. What is your intended use for this document?
Device selection for new application
Other
Please specify:
System design
Training
3. Does this document help you to perform your job?
Yes
No
Comments:
4. Are you able to easily find the information you need?
Yes
No
Comments:
5. Does each section of the document provide you with enough information?
Yes
No
Introduction
SPI Module
Memory
TIMA
RAM
TIMB
ROM
PIT
EEPROM
ADC
CPU
Keyboard Interrupt Module
System Integration Module
I/O Ports
Clock Generator Module
MSCAN08 Controller
Mask Options
Specifications
Break Module
Appendix A
Monitor ROM
COP Module
LVI Module
IRQ Module
SCI Module
6. What would you like us to do to improve this document?
Appendix B
Appendix C
Glossary
Index
Motorola
6501 William Cannon Drive West
Mail Stop OE17
Austin, Texas 78735-8598
Microcontroller Division
Second: fold back along this line
Please supply the following information (optional).
Name: ___________________________________________________
Company Name: ___________________________________________
Title: ____________________________________________________
Address: _________________________________________________
City: _____________________________State: _____Zip:__________
Phone Number: ____________________________________________
First: cut along this line to remove
Attn: CSIC Publications Department
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and
specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in
Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters,
including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent
rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into
the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a
situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application,
Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and
expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or
unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and
are registered
trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
How to reach us:
USA/EUROPE: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140
Mfax: [email protected] – TOUCHTONE 1- 602-244-6609, http://sps.motorola.com/mfax
US & CANADA ONLY: http://sps.motorola.com/mfax
HOME PAGE: http://motorola.com/sps/
JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku,
Tokyo 135, Japan. 81-3-3521-8315
HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T.,
Hong Kong. 852-26629298
CUSTOMER FOCUS CENTER: 1-800-521-6274
Mfax is a trademark of Motorola, Inc.
© Motorola, Inc., 1997
MC68HC08AZ32/D