PICSEMI PL2211-25UZ

Dual Low Noise LDO
in 3mm×3mm MLFTM
FEATURES
•
•
•
•
•
•
•
•
•
•
•
300mA+300mA dual channel high accuracy
LDO
Ultra low output noise: 140μVRMS
Low ground current: 200μA
Very low dropout: 150mV @300mA
Zero shutdown supply current
TTL-logic-controlled independent enable
input
Thermal and current limit protections
Ultra low droop load transient response
Ultra fast line transient response
Tiny 10pin 3mm x 3mm MLF (10L-TDLMF )
package
Fixed options 1.5V, 1.8V, 2.5V, 2.8V, 3.0V
and 3.3V
APPLICATIONS
•
•
•
•
•
•
•
•
DESCRIPTION
Dual supply handheld products
Cellular and cordless phones
Wireless LAN cards
Digital camera
MP3 / MP4 / CD player
Pen drives
USB Hubs and USB 2.0
Mini PCI & PCI express cards
The PL2211 is a dual CMOS low dropout linear
regulator with ultra-low-noise output, very low
dropout voltage and very low ground current.
The PL2211 operates from a 2.5V to 5.5V input
voltage range and delivers up to 300mA, with low
dropout of 150 mV at 300mA. The other features of
PL2211 include short-circuit protection and thermalshutdown protection.
Its dual channel and low noise feature is ideal for
microcontroller
and
DSP
based
handheld
applications.
Other key application areas for PL2211 also include
palmtop computers, PCMCIA cards and WLAN
cards.
The PL2211 has a special feature that if both EN
pin is enabled simultaneously the output of LDO2
delays 20us from output of LDO1 which helps to
minimize inrush startup current.
The PL2211 is available in tiny 10pin 3mm x 3mm
MLF (10L-TDLMF) package with fixed output
voltage versions.
TYPICAL APPLICATION
July 2007
www.picsemi.com
© 2007 Power IC. All Rights Reserved.
1
PIN CONFIGURATION
ORDERING INFORMATION
Part Number
PL2211
PL2211
PL2211
PL2211
PL2211
PL2211
PL2211
PL2211
PL2211
PL2211
PL2211
PL2211
PL2211
PL2211
– 15VZ
– 15UZ
– 18VZ
– 18UZ
– 25VZ
– 25UZ
– 27VZ
– 27UZ
– 28VZ
– 28UZ
– 30VZ
– 30UZ
– 33VZ
– 33UZ
Output Voltage
Marking
Package
1.5
1.5
1.8
1.8
2.5
2.5
2.7
2.7
2.8
2.8
3.0
3.0
3.3
3.3
DBAMW
DBBMW
DBCMW
DBDMW
DBEMW
DBFMW
DBGMW
DBHMW
DBIMW
DBJMW
DBKMW
DBLMW
DBMMW
DBNMW
10L-TDLMF
10L-TDLMF
10L-TDLMF
10L-TDLMF
10L-TDLMF
10L-TDLMF
10L-TDLMF
10L-TDLMF
10L-TDLMF
10L-TDLMF
10L-TDLMF
10L-TDLMF
10L-TDLMF
10L-TDLMF
Note 1: Contact the factory for other output voltages that are not in the above table
July 2007
www.picsemi.com
© 2007 Power IC. All Rights Reserved.
2
PIN DESCRIPTIONS
Name
Pin No.
Type
Function
IN
1
Supply
EN1
2
Logic input 1
EN2
3
Logic input 2
BYP
4
Bypass
GND
OUT2
OUT1
6
9
10
Ground
Analog output2
Analog output1
Supply voltage. 2.5V ~ 5.5V.
Enable/Shutdown. CMOS compatible input. Logic ‘H’ : enable, logic ‘L’ :
shutdown.
Enable/Shutdown. CMOS compatible input. Logic ‘H’ : enable, logic ‘L’ :
shutdown.
Reference voltage bypass pin. Connect 0.01uF ≤ CBYP ≤ 0.1uF to GND to
reduce output noise. May be left open.
Ground pin
Regulator 2 Output.
Regulator 1 Output.
BLOCK DIAGRAM
July 2007
www.picsemi.com
© 2007 Power IC. All Rights Reserved.
3
ABSOLUTE MAXIMUM RATINGS
Symbol
VIN
VEN
PD
TSTG
RθJA
TJ,MAX
TL
ESD
Parameter
Value
DC Supply Voltage at Pin 1
Enable Input Voltage at Pin 2 and Pin 3
Continuous Power Dissipation
Storage Temperature Range
Thermal Resistance, Junction-To-Air
Operating Junction Temperature
Lead Temperature (Soldering, 5sec)
ESD Capability, HBM model
Unit
-0.3 to +6.0
-0.3 to +6.0
Internally limited
-65 to +150
235
-40 to +125
260
2
V
V
W
°c
°c/W
°c
°c
kV
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Value
Unit
VIN
VEN
TA
DC Supply Voltage at Pin 1
Enable Input Voltage at Pin 2 and Pin 3
Operating Ambient Temperature
+2.5 to 5.5
V
V
0 to VIN
-40 to +85
°c
ELECTRICAL CHARACTERISTICS
(VIN=VOUT(NOMINAL)+1V or 2.5V (whichever is greater), VEN=VIN, CIN=COUT=1µF, IO=1mA, TA=25°C, unless otherwise noted.)
Symbol
Parameter
VIN
ΔVOUT
ΔVLOAD
VDP
Supply Voltage
Output Voltage Accuracy
Load Regulation
Line Regulation
dVOUT/( dVIN*VOUT(NOMINAL)
)*100%
Dropout Voltage (Note 1)
IO
ILIM
Maximum Output Current
Current Limit/Output Current
IQ
Standby Current
VEN = 0V
0.02
1
µA
IG
Ground pin current
ILOAD1 = ILOAD2 =1mA ( both regulator
active)
f = 100Hz, Cout= 1µF, Cbyp=10nF
200
300
µA
75
dB
f = 10KHz, Cout= 1µF, Cbyp =10nF
70
dB
COUT = 1µF, CBYP = 10nF,
F = 10Hz to 100K Hz (Vp-p/2/√2)
140
µVRMS
165
20
°C
°C
V
V
µA
ΔVl LINE
PSRR
PSRR
Test Conditions
Ripple Rejection, IOUT = 10mA,
Output voltage noise
VIH
VIL
IEN
Thermal Shutdown Temperature
Thermal Shutdown Hysteresis
Logic Input High Voltage (EN)
Logic Input Low Voltage (EN\)
Logic Input Current (SHDN\)
IO = 1mA ( both regulator )
IO=1mA to 300mA ( both regulator )
VIN =VOUT(NOMINAL) +0.1V (or 2.5V,
whichever is greater) to 5.5V, IO=1mA
( both regulator )
ILOAD = 300mA ( both regulator )
ILOAD = 100mA ( both regulator )
Continuous
VIN-VOUT =1.3V ( regulator 1 )
VIN-VOUT =1.3V ( regulator 2 )
( both regulator )
( both regulator )
( both regulator )
Min.
Typ.
2.5
-1.0
150
80
300
350
350
Max.
Unit
5.5
1.0
0.5
V
%
%
0.05
%/V
220
100
mV
mV
mARMS
mA
600
600
1.2
-1
0.4
1
Note 1: The Dropout Voltage is defined as VIN - VOUT, when VOUT is 2% below the value of VOUT measured for
VIN=VOUT(nominal)+1V.
July 2007
www.picsemi.com
© 2007 Power IC. All Rights Reserved.
4
OPERATION DESCRIPTION
Enable Input
The PL2211 are ultra-low-noise, low-dropout, lowquiescent current linear regulators designed for
space-restricted applications. These devices can
supply loads up to 300mA. As shown in the Block
Diagram, the PL2211 consists of a highly accurate
band gap core, noise bypass circuit, error amplifier,
P-channel pass transistor and an internal feedback
voltage divider. The 1.0V band gap reference is
connected to the error amplifier’s inverting input.
The error amplifier compares this reference with
the feedback voltage and amplifies the difference.
If the feedback voltage is lower than the reference
voltage, the pass transistor gate is pulled low. This
allows more current to pass to the output and
increases the output voltage. If the feedback
voltage is too high, the pass transistor gate is
pulled high, allowing less current to pass to the
output. The output voltage is feedback through an
internal resistor voltage divider connected to the
OUT pin. An external bypass capacitor connected
to BYP reduces noise at the output. Additional
blocks include a current limiter, over temperature
protection, and shutdown logic.
Internal P-Channel Pass Transistor
The PL2211 feature a 1Ω (typ) P-channel MOSFET
pass transistor. This provides several advantages
over similar designs using a PNP pass transistor,
including longer battery life. The P-channel MOSFET
requires no base drive, which considerably reduces
quiescent current. PNP-based regulators waste
considerable current in dropout when the pass
transistor saturates. They also use high base-drive
current under heavy loads. The PL2211 does not
suffer from these problems and consume only
200μA of quiescent current in light load.
Current Limit
The PL2211 includes a current limiter. It monitors
the output current and controls the pass transistor’s
gate voltage to limit the output current under
600mA (typ). The output can be shorted to ground
for an indefinite amount of time without damaging
the part.
July 2007
The PL2211 features an active-high Enable input
(EN) pin that allows on/off control of the regulator.
The PL2211 bias current reduces to less than
microampere of leakage current when it is
shutdown. The Enable input is TTL/CMOS
compatible threshold for simple logic interfacing.
When EN is ‘H,’ the output voltage startup rising
time is 35us typically at 300mA output current.
Connect EN pin to IN pin for normal operation
Under Voltage Lockout
When the input supply goes too low (below 2.0V)
the PL2211 produces an internal UVLO (under
voltage lockout) signal that generates a fault signal
and shuts down the chip. This mechanism protects
the chip from producing false logic due to low input
supply.
Quick Charging Mode
The PL2211 has a quick charge block to get the
reference up very quickly by charging the BYP
capacitor with very high current when the chip
comes out of shut down. This quick charge block
stops charging the BYP capacitor when the
reference reaches 95% of its nominal value and
then the chip switches out of quick charging mode
to normal operating mode.
Over Temperature Protection
Over temperature protection limits total power
dissipation in the PL2211. When the junction
temperature exceeds Tj= +165°C, the thermal
sensor signals the shutdown logic and turns off the
pass transistor. The thermal sensor turns the pass
transistor on again after the IC’s junction
temperature drops by 20°C, resulting in a pulsed
output
during
continuous
thermal-overload
conditions.
Thermal-Overload protection is design to protect
the PL2211 in the event of a fault condition. For
continual operation, do not exceed the absolute
maximum junction temperature rating of Tj =
+150°C.
www.picsemi.com
© 2007 Power IC. All Rights Reserved.
5
Operating Region and Power Dissipation
The PL2211 maximum power dissipation depends
on 1) the thermal resistance of the case and circuit
board, 2) the temperature difference between the
die junction and ambient, and 3) the rate of airflow.
The power dissipation across the device is:
dielectrics, 1μF is sufficient at all operating
temperatures. A graph of the region of stable Cout
ESR vs. load current is shown in the Typical
Characteristics.
Use a 0.01μF bypass capacitor at BYP for lowoutput voltage noise. The leakage current going
into the BYP pin should be less than 10nA.
P = Iout ( Vin – Vout )
The maximum power dissipation is:
Noise, PSRR, and Transient Response
Pmax = (Tj – Ta) / (θjc + θca)
Where (Tj – Ta) is the temperature difference
between the PL2211 die junction and the ambient
air; θjc is the thermal resistance of the package;
and θca is the thermal resistance through the PC
board, copper traces, and other materials to the
surrounding air.
The GND pin of the PL2211 performs the dual
function of providing an electrical connection to
ground and channeling heat away. Connect the
GND pin to ground using a large pad or ground
plane.
Noise Reduction
For the PL2211, an external 0.01μF bypass
capacitor between BYP and GND with innovative
noise bypass scheme reduces output noises
dramatically, exhibiting 100μVrms of output voltage
noise with Cbyp = 0.01μF and Cout = 1μF.
APPLICATION INFORMATION
Capacitor Selection and Regulator Stability
The PL2211 are designed to deliver ultra-low noise
and high PSRR, as well as low dropout and low
quiescent currents in battery-powered systems. The
PL2211 PSRR is 75dB at 100Hz and 70dB at 10kHz
(see the Power-Supply Rejection Ratio vs.
Frequency graph in the Typical Characteristic).
When operating from sources other than batteries,
improved supply-noise rejection and transient
response can be achieved by increasing the values
of the input and output bypass capacitors, and
through passive filtering techniques. The Typical
Characteristics show the PL2211 line and load
transient responses.
Dropout Voltage
A regulator’s minimum dropout voltage determines
the lowest usable supply voltage. In batterypowered systems, this determines the useful endof-life battery voltage. Because the PL2211 use a Pchannel MOSFET pass transistor, their dropout
voltage is a function of drain-to-source on
resistance (RDS (on)) multiplied by the load current
(see the Typical Characteristics).
Use a 1μF capacitor on the PL2211 input and a 1μF
capacitor on the output. Large input capacitor
values and lower ESRs provide better noise
rejection and line-transient response.
Reduce output noise and improve load-transient
response, stability, and power-supply rejection by
using large output capacitors. Note that some
ceramic dielectrics exhibit large capacitance and
ESR variation with temperature. With dielectrics
such as Z5U and Y5V, it may be necessary to use a
1μF or larger output capacitor to ensure stability at
temperatures below -10°C. With X7R or X5R
July 2007
www.picsemi.com
© 2007 Power IC. All Rights Reserved.
6
PACKAGE INFORMATION
10-pin 3mm x 3mm MLF Outline Dimension
July 2007
www.picsemi.com
© 2007 Power IC. All Rights Reserved.
7
DIMENSION:
July 2007
www.picsemi.com
© 2007 Power IC. All Rights Reserved.
8
DISCLAIMERS
LIFE SUPPORT
Power IC’s products are not designed to be used as components in devices intended to support or sustain
human life. Use of Power IC’s products in components intended for surgical implant into the body, or other
applications in which failure of Power IC’s products could create a situation where personal death or injury may
occur, is not authorized without the express written approval of Power IC’s Chief Executive Officer. Power IC
will not be held liable for any damages or claims resulting from the use of its products in medical applications.
MILITARY
Power IC's products are not designed for use in military applications. Use of Power IC’s products in military
applications is not authorized without the express written approval of Power IC’s Chief Executive Officer. Power
IC will not be held liable for any damages or claims resulting from the use of its products in military
applications.
RIGHT TO MAKE CHANGES
Power IC reserves the right to change this document and/or this product without notice. Customers are
advised to consult their Power IC sales representative before ordering.
July 2007
www.picsemi.com
© 2007 Power IC. All Rights Reserved.
9