[Channel Lab] Suwon P.O BOX 416, Maetan-3dong, Youngtong-gu, Suwon-si, Gyeonggi-do, Korea 442-742 T: 82-31-279-7640 S5H1420 [Channel Decoder for DVB-S/DSS] DATA SHEET Samsung Electronics Co, Ltd. 10 Jan. 2004 (Version 4.5.1) Note: This documentation is preliminary and is subject to change. Samsung Electronics Co, Ltd. reserves the right to do any kind of modification in this data sheet regarding hardware or software implementations without notice. Samsung Electronics Co, Ltd. Proprietary Information -1- S5H1420 DBS Channel Decoder for DVB-S/DSS TABLE OF CONTENTS page 1. INTRODUCTION...……………………………………………………………………………………3 1.1 Overview ………………………………………………………………...………………….………….3 1.2 Features…………………………………………………………………………………………………..3 1.3 Applications………………………………………………………………………………………………3 1.4 Ordering Information………………………………………………………………………………………3 1.5 Functional bock diagram ……………………………………………………………………………….4 2. IN INFORMATION...……………………………………………………………………………………4 2.1 Pin assignment……………………………………………………………………………………………4 2.2 Pin description……………………………………………………………………………………………5 3. FUNCTIONAL DESCRIPTION ...……………………………………………………………………………6 3.1 Signal processing ……………………………………………………………………………………...6 3.1.1 I & Q inputs ……………………………………………………………………………………6 3.1.2 PRE – AGC…………………………………………………………………………………………6 3.1.3 Root raised cosine and rate conversion filter …………………………………………………6 3.1.3 Offset cancellation ...……………………………………………………………………………….6 3.1.4 POST – AGC ........…………………………………………………………………………………6 3.2 Timing recovery.………………………………………………………………………………………..6 3.2.1 Timing control……………………………………………………………………………………...6 3.2.2 Loop equation……………………………………………………………………………………. 7 3.2.3 Timing lock indicator… …………………………………………...……………………………….7 3.3 Carrier recovery and derotator loop ………………………………………………………………….7 3.3.1 Loop equation ……………………………………………………………………………………7 3.3.2 Carrier lock detector……………………………………………………………………………….8 3.3.3 Derotator frequency………………………………………………………………………………..8 3.3.4 Automatic frequency detector…………………………………………………………………….8 3.3.5 False lock……………………………………………………………………………………………8 3.4 Forward error correction………………………………………………………………………………8 3.4.1 FEC modes………………………………………………………………………………………..8 3.4.2 Soft decision………………………………………………………………………………………8 3.4.3 Viterbi decoder and synchronization……………………………………………………………8 3.4.4 Synchronization…………………………………………………………………………………...9 3.4.5 Error monitoring…………………………………………………………………………………..9 3.4.6 Convolutional deinterleaver………………………………………………………………………9 3.4.7 Reed-Solomon decoder and descramble………………………………………………………9 3.4.8 Spectrum Inverse of Code Rate 5/6……………..………………………………………………10 3.4.9 MPEG interface……………………………………………………………………………………10 3.4.9.1 Parallel output interface……………………………………………………………………10 3.4.9.2 Serial output interface………………………………………………………………………10 3.4.9.3 MPEG Clock Control ………………………………………………………………………12 3.5 Front2 end interface……………………………………………………………………………13 3.5.1 I C interface……………………………………………………………………………………….13 3.5.2 Write operation (Normal Mode)…………………………………………………………………13 3.5.3 Read operation (Normal Mode)…………………………………………………………………13 3.5.4 Identification register……………………………………………………………………………..13 3.5.5 Sampling frequency………………………………………………………………………………13 3.5.6 Clock generation………………………………………………………………………………….13 3.5.7 I2C Bus repeater…………………………………………………………………………………..14 3.5.8 DiSEqC interface…………………………………………………………………………………14 4. REGISTER LIST……………………………………………………………………………………………..16 5. ELECTRICAL CHARACTERISTICS………………………………………………………………………26 5.1 Absolute maximum ratings…………………………………………………………………………….26 5.2 Recommended operating conditions…………………………………………………………………26 5.3 DC electrical characteristics…………………………………………………………………………..26 5.4 A/D converter……………………………………………………………………………………………26 5.5 Timing characteristics………………………………………………………………………………….27 5.6 I2C Bus characteristics…………………………………………………………………………………28 6. APPLICATION EXAMPLES………………………………………………………………………………..29 6.1 Application examples with DVB-S Tuner……………………………………………………………29 7. PACKAGE DIMENSION…………………………………………………………………………………….30 8. Data Sheet Update History…………………………………………………………………………...…….31 -2 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS 1. INTRODUCTION 1.1 Overview The S5H1420 is a single chip channel decoder IC for DBS (Digital Broadcasting System for Satellite) receiver. It consists of a multi-standard QPSK/BPSK demodulator and FEC (Forward Error Correction) decoder compliant with DVB-S and DSS standard. For multi-antenna control it provides DiSEqC1.x and 2.0 standards. 1.2 Features ■ Compliant to DVB-S and DSS standard. ■ Single chip decoder (ADC/QPSK/FEC). ■ Flexible Interface (I2C, MPEG2). ■ DiSEqC 1.x or 2.0 specification support. ■ Satellite dish control. ■ DC offset cancellation. ■ Automatic gain control ■ Nyquist filter: 0.35 for DVB-S, 0.2 for DSS. ■ Fully digital synchronization. Symbol timing recovery range up to ± 50000 ppm. Carrier recovery range up to ±12.5% of symbol rate. ■ Carrier offset cancellation up to ±1/2sampling frequency ■ Modulation rate from 1 to 87Mbps(1 ~ 50 Msps) ■ QPSK demodulation quality estimation ■ Viterbi decoding quality estimation. Viterbi Input and output BER measurement. Support depuncturing code rate from 1/2 to 7/8. ■ Convolutional deinterleaver and Reed-Solomon decoder ■ Automatic byte and frame synchronization ■ Automatic spectral inversion ambiguity resolution. ■ I2C repeater for RF part ■ Power down control ■ Low power CMOS technology ■ 3.3V Single power using diode for 2.5V ■ Compact size package: 64LQFP-1010 1.3 Applications DVB-S Receiver and STB Digital satellite TV PCI satellite Card 1.4 Ordering information Type Number 1. S5H1420X01 Package Description 64 LQFP-1010 Plastic Low Profile Quad Flat Package; 64 leads (lead length 1.0mm) Body 10x10x1.0 mm -3 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS 1.5 Functional bock diagram Phase Rotator Dual ADC Digital Filter Timing Phase Recovery AGC Viterbi Decoder Lock Indicator I2C I/F Clock Generator DiSEqC I/F Byte Sync Deinterleaver Error Monitor RS Decoder MPEG I/F Descrambler 2. PIN INFORMATION 2.1 Pin Assignment 38 37 AVBB_PLL 39 AVDD_PLL 40 XATL_IN 41 AVSS_PLL 42 XTAL_OUT 43 VSS33 44 FMHZCLKOUT VSS25 45 VDD33 VDD25 46 RFSCL ADC_OSC_IN 47 RFSDA IP 48 AVDD_ADC IN Figure1: Pin-out for 64-pin LQFP 36 35 34 33 32 AVSS_PLL 50 31 AVDD_PLL 51 30 DATA7 AVBB_ADC 52 29 TEST_SEL1 VREF_L 53 28 TEST_SEL0 VREF_H 54 27 VDD25 AVSS_ADC 49 QN QP CML 55 AVSS_ADC 56 AVDD_ADC 57 VSS25 58 VDD25 59 AGC S5H1420 26 VSS25 25 ID_SEL1 64-LQFP Top View 24 ID_SEL0 23 CLK_SEL 22 SCL 5 6 7 8 9 10 11 12 13 14 15 16 DATA5 4 DATA4 3 VDD33 2 VSS33 1 DATA3 64 DATA6 DATA2 NC 17 LNB_EN DATA1 18 DATA0 63 VSS25 VSS25 VSEL VDD25 19 NC 62 VALID BYTE_CLK SYNC 61 VDD25 ERROR SDA 20 RESET_N 21 OLF 60 DiSEqC -4 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS 2.2 Pin descriptions Pin Name I/O Cell Type Pin Number OLF RESET_N ERROR SYNC VALID NC DATA DATA Input Schmitt Trigger Error_out Sync_out Valid_out NC Output [7] Output [7:0] SDA I/O-open drain(5V) SCL Input(5V) CLK_SEL Input ID_SEL0 Input ID_SEL1 Input TEST_SEL0 Input TEST_SEL1 Input NC NC XTAL_IN Oscillator Input XTAL_OUT Oscillator Output FMHZCLKOUT Output RFSDA I/O-open drain (5V) RFSCL n-ch-open drain (5V) ADC_OSC_IN Oscillator Input AVDD_ADC Digital Power IP Inphase Positive IN Inphase Negative QN Quadrature Negative QP Quadrature Positive VREF_L Analog Reference VREF_H Analog Reference CML Analog Reference AGC n-ch Open Drain(5V) DISEQC Bidirectional (5V) BYTE_CLOCK Output (3.3V) VSEL Output LNB_EN Output RF Interface & ADC Power Supply (24) ADC PLL IO Logic 1 2 3 4 5 6 30 [:] 21 22 23 24 24 28 29 18 36 37 38 41 42 45 46 47 48 50 51 53 54 55 60 61 62 63 64 AVDD_ADC AVSS_ADC AVBB_ADC AVDD_PLL AVSS_PLL AVBB_PLL AVDD_PLL AVSS_PLL VSS33 VDD33 VSS25 46, 57 56, 49 52 31 32 33 34 35 13, 39 14, 40 7, 19, 26, 43, 58 VDD25 8, 20, 27, 44, 59 Description LNB Over Load Flag H/W Reset (Active Low) Error indicator output Synchronization output Valid data period NC MPEG2 Stream Serial Data MPEG2 Stream Parallel Data [Pin 30,17,16,15,12,11,10,9] Serial Data from host Serial Clock from host Master Clock Select I2C Address Select[T0] I2C Address Select[T1] Test Mode Select[T2] Test Mode Select[T3] No connection Crystal Oscillator Input Crystal Oscillator Output Reference Clock Output RF Module Control SDA RF Module Control SCL Oscillator Input ADC Total Power ADC Analog Input ADC Analog Input ADC Analog Input ADC Analog Input ADC Bottom Reference Voltage ADC Top Reference Voltage Common Mode Level Voltage Gain Control Output Antenna Select Data Transfer clock LNB Voltage Select Flag LNB Enable Flag -5 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS 3. FUNCTIONAL DESCRIPTION 3.1 Signal processing 3.1.1 I and Q inputs The dual ADC can get differential (IP/IN, QP/QN) or single inputs (IP, QP), I/Q signals from the tuner are fed to the IP and QP inputs through a DC coupling capacitor and IN and QN must be set DC voltage as CML (typical: 1/2VDD). The reference voltage of high [VREF-H] and low [VREF-L] should be supplied from external generator for application flexibility. 3.1.2 PRE-AGC The power of I/Q signal is compared to a programmable threshold value, and the difference is integrated. This signal is then converted into a Pulse Width Modulation (PWM) signal to drive the AGC output and it will be low pass filtered by a simple RC analog filter to control the gain command of any amplifier before the A/D converter. The PWM output operates at fclk/ (1, 4, 8 and 16) in order to decrease the radiated noise and to simplify the filter design, and is a 5 V tolerant open drain stage. The PRE-AGC Controls are in Address 0x07 and the PRE-AGC integrator register is in Address 0x15. 3.1.3 Root raised cosine and rate conversion filter The Root raised cosine (RRC) and rate conversion filter performs anti-aliasing filtering, root raised cosine shaping, rate conversion, timing synchronization and tracking with the timing loop. Two roll-off factors are available: 0.35 (DVB-S) and 0.20 (DSS). 3.1.4 Offset cancellation This device suppresses the residual I/Q DC component in the QPSK system control register in Addresses 0x05 and 0x06. 3.1.5 POST-AGC The POST-AGC shall be able to adjust the gain of the incoming I/Q sample from the RRC and rate conversion filter and implement the closed loop that sets the gain adjustment. The reset value (0x8000) of the POST-AGC integrator register can allow an initial settling time of less than 50k master clock periods. The POST-AGC Controls are in Address 0x08 and the POST-AGC integrator register is in Address 0x16. 3.2 Timing recovery 3.2.1 Timing control The timing loop is programmed with the expected symbol frequency. We have δ parameter, which determine one or two sampling method. It can be expressed as: (1+ α)． fsym > f clk for δ =1. 2 In contrast, (1+ α)． fsym < f clk for δ =2. 2 Where α is roll-off factor: 0.35 for DVB-S, 0.2 for DSS. Thus Timing NCO frequency word register setting is: NCO frequency word = f sym ． f clk 224． δ -6 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS 3.2.2 Loop equation The timing loop may be considered as a second order loop. The loop equation may be calculated using the following formula: ε = 1<< ((Pg+8) – Ig) ω = Φt．(1<< Ig) Where, Pg is propagational gain, Ig is integral gain and Φt is timing factor. Φt = 5.0 × And we can choose Loop 1 2 24 f sym f clk Bandwidth (BL), as follows: 1 1 BL = ω × × ξ × (1 + 2 ) 2 4ξ Where ξ is the reference level of the ξ= ε and ω. ω ×ε 2 3.2.3 Timing lock indicator The timing detector need to a lot of symbols for stabilization in order to lock after tuning frequency change of RF and it takes a 1-bit input signal, and uses the presence or absence of locking information to either count up or count down respectively. The counter operates up to reaches its maximum value when the lock signal goes active. Two cases can cause the lock signal to go to unlocked state; one is assertion of the active-low reset and the other the counter go zero again. User can monitor the MSB 8 bits of TLL (timing lock loop) counter in Address 0x1a and the TLL lock flag in Address 0x14. 3.3 Carrier recovery The tracking range of the derotator is ± fclk /2 (± fsampling/2). This algorithm is used with QPSK reception, over a small range of capture phases and with a channel noise value over 3.0 dB. 3.3.1 Loop equation Like the timing loop, the carrier loop is a second-order system where two parameters, ε and ω. ε = 1<< ((Pg+8) – Ig) ω = Φp．(1<< Ig) Where, Pg is propagational gain, Ig is integral gain and Φp is phase factor. Φp = 75.4 × 1 24 2 f sym f clk Also, we can choose Loop Bandwidth (BL), as follows: 1 1 BL = ω × × ξ × (1 + 2 ) 2 4ξ Where ξ is the reference level of the ξ= ε and ω. ω ×ε 2 3.3.2 Carrier lock detector -7 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS The carrier lock detector operates the same as the timing lock detector in the Phase locked loop (PLL). User can monitor the MSB 8 bits of PLL lock counter in Address 0x19 and the PLL lock flag in Address 0x14. 3.3.3 Derotator frequency The derotator frequency can be either measured (read operation) or forced (write operation). f sym × 2 fderot = f clk 24 3.3.4 Automatic frequency detector The automatic frequency detector (AFD) can evaluate the carrier frequency offset quickly, and may be coupled to the carrier recovery loop. The digital loop filter of PLL has two paths, proportional and integral, with programmable gain respectively. The integral path contains an accumulator whose contents can be analyzed as a averaged carrier frequency offset. The phase error signal goes into two paths, the respective gains are applied, the “I” path is integrated, and the two are added together. A Kicker of AFD can help PLL to achieve lock fast. The Kicker finds the phase error signal for large transitions, inserts a large value, into the “I” path. Therefore, PLL can trace the large frequency offset. 3.3.5 False lock A false lock occurs when phase lock has been detected in the QPSK, but the correct central frequency has not yet been reached. This situation occurs in QPSK for frequency offset points that are multiples of fsym /4, where fsym is the QPSK symbol rate, and also at other offsets dictated by the discrete nature of the carrier recovery loop. Therefore, the carrier recovery loop must be handled to take care of a false lock condition. 3.4 Forward Error Correction 3.4.1 FEC modes Since the S5H1420 is a multi-standard decoder, several combinations are possible, at different levels: ■ the demodulator may accept either QPSK or BPSK signals - the only impact is on the carrier algorithm choice. The algorithm choice also affects the carrier lock detector and the noise evaluation. ■ there are two primary options concerning the FEC operation - between DVB-S, DSS and Reserved Mode. ■ there are two options concerning the FEC feeding. The first is IQ flow, which is the usual case in QPSK modes DVB-S or DSS. The second mode is I-only flow, used for BPSK. The FEC Mode Register is in Address Hex 22. In Modes DVB-S and DSS, data is fed to the Soft Decisions. 3.4.2 Soft decisions The adaptive equalizer output is converted into 4-bit sign-magnitude format by the soft decision block, for use by the Viterbi decoder. The MSB corresponds to the sliced bit value. The 3 LSBs of the soft decisions represent the confidence of the sliced bit value, where 111 are high confidence, and 000 is low confidence. A programmable set of thresholds can be used in generating the three LSBs and, consequently, in optimizing the Viterbi decoder performance as a function of code rate. 3.4.3 Viterbi decoder and synchronization The convolutional codes are generated by the polynomial Gx = 171 octets and Gy = 133 octets in modes DVB-S or DSS. The Viterbi decoder computes for each symbol the metrics of the four possible paths, proportional to the square of the Euclidian distance between the received I and Q and the theoretical symbol value. The puncture rate and phase are estimated on the error rate basis. Several rates are allowed and may be enabled/disabled through register programming: -8 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS ■1/2, 2/3, 3/4, 5/6, 7/8 for DVB-S ■1/2, 2/3, 6/7 for DSS For each enabled rate, the current error rate is compared to a programmable threshold. If it is greater than this threshold, another phase (or another rate) is tried until the right rate is obtained. A programmable hysterics is added to avoid losing the phase during short-term perturbation. The rate may also be imposed by external software, and the phase is incremented only upon request by the microprocessor. The error rate may be read at any time in order to use an algorithm other than that implemented. The Viterbi decoder produces an absolute decoding. The decoder is controlled via several Viterbi Threshold Registers (Registers 29, 2A, 2B, 2C, 2D and 2E). For each Viterbi Threshold Register, bits 7 to 0 represent a normalization rate threshold – the average number of normalization occurring during sync periods. The sync period is controlled via Viterbi Sync Register (Register 2F). The puncture Rate and Viterbi initial configuration is in Address 30, 31. The automatic rate research is only done through the enabled rates (see the corresponding bit set in the Puncture register). In DSS, it is recommended that you disable puncture rates 3/4, 5/6 and 7/8 in order to save time in the synchronization process. The Viterbi decoder sync search can control using the Puncture register. 3.4.4 Synchronization In DVB-S, the packet length after inner decoding is 204. The sync word is the first byte of each packet. Its value is Hex 47, but this value is complemented every 8 packets. In DSS, the packet length is 147 and the sync word is Hex 1D. An Up/Down Sync counter counts whenever a sync word is recognized with the correct timing and counts down during each missing sync word. This counter is bounded by a programmable maximum - when this value is reached, the SYNC_FLAG bit (“locked”) is set in the SYNC02 register. When the event counter counts down to until 0, this flag is reset. 3.4.5 Error monitoring A 16-bit counter, ERRCNT, allows the counting of errors at different levels. ERRCNT is fed either by: ■ the input QPSK bit errors (that are corrected by the Viterbi decoder), or, ■ the bit, or, ■ the byte error (it will be corrected by the Reed-Solomon decoder) ■ the packet error (It is uncorrectable and lead to a pulse at the ERROR output) The content of ERRCNT may be transferred to the read only registers ERR_CNT_L (LSB) and ERRCNT_H (MSB). Two functional modes are proposed, depending on a control register bit: 1. ERR_DISP = 0. The uncorrectable block flag ERROR that error count is not incremented. 2. ERR_DISP = 1. The uncorrectable block flag ERROR that error is counted as 27 erroneous bits (It has nine erroneous bytes with three corrupted bits per byte). 3.4.6 Convolutional deinterleaver In DVB-S, the Convolutional deinterleaver is 17 12. The periodicity of 204 bytes per sync byte is retained. In DSS, the Convolutional deinterleaver is 146 13, and there is also a periodicity of 147 bytes per sync byte. The deinterleaver may be bypassed. × × 3.4.7 Reed-Solomon decoder and descrambler The input blocks are 204-byte long with 16 parity bytes in DVB-S. The sync byte is the first byte of the block. Up to 8 byte errors may be fixed. The code generator polynomial is: g( χ ) = ( χ − α 0) ( χ − α 1) (...) ( χ − α 15) Over the Galois Field generated by: α 8 + α 4 + α 3 + α 2 + 1=0 Energy dispersal descrambler and output energy dispersal descrambler generator: χ 15 + χ 14 + 1 The polynomial is initialized every eight blocks with the sequence 100101010000000. The sync words are unscrambled and the scrambler is reset every 8 packets. -9 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS The output interface may be forced into high impedance mode by setting MPEG_OEN =0 in the Address 39. Doing this affects the DATA [7:0], BYTE_CLOCK, SYNC, VALID and ERROR pins. The output stream is either parallel (byte stream) or serial (bit stream) depending on bit 1 of Address 39. 3.4.8 Spectrum Inverse of Code Rate 5/6 In case of Code Rate 5/6, because of its character, regardless of condition of spectrum it can be locked. Rest of the code rates except 5/6, if Viterbi is locked, byte becomes sync but in case of code rate 5/6, even if Viterbi is locked there are chances byte does not become sync. Therefore, in case of Code Rate 5/6, it should be processed using S/W. Processing procedure is like below. 1. When the rest is locked except byte sync, code rate check 5/6. - Code rate monitoring : Addr [0x32], Bit position[0-2] 2. When Code Rate is 5/6, Check inverse spectrum status. - Spectrum inverse monitoring : Addr [0x32], Bit poisition[3] 3. Inverse inversion spectrum. - Spectrum inverse setting : Addr [0x31], Bit poisition[3], Set 1 Addr [0x31], Bit poisition[4], Set 1 or 0 3.4.9.1 Parallel output interface A schematic diagram of the parallel output interface is shown in Figure 4. The parallel output format is compliant with the DVB-S common interface protocol. When the byte sync is not found (SYNC_FLAG = 0 in the SYNC02 register), VALID (corresponding to the MiVAL signal of the DVB-S common interface standard) remains at a low level. BYTE_CLOCK has a duty cycle between 40 and 60%. The VALID signal is generated depending on bit 2 of Address 39. The BYTE_CLOCK, SYNC, VALID and ERROR signal polarity is controlled depending on contents in the Register 38. 3.4.9.2 Serial output interface The serial output interface is shown in Figure5. The serial bit stream is available on D7, where MSB is first to reconstruct the original order. If MPEG_DOUT = 1, then the parity bits are output (Register 39). If MPEG_DOUT =0, the data is null during the parity time slots. SYNC is only high during the first bit of each packet, instead of during the first byte in Parallel mode. ERROR has the same function as in parallel mode. BYTE_CLOCK is the serial bit clock; it is same the master clock, fclk. All of the outputs are synchronous of the same master clock edge. D7, SYNC, VALID and ERROR may be properly sampled externally by the rising edge of BYTE_CLOCK. The first bit detected in a valid packet may be decoded if it is found on the appropriate edge of BYTE_CLOCK, where SYNC = 1, ERROR = 0, VALID = 1. The following bits only require the assertion of VALID (while VALID = 1,). Outputs D0 to D6 remain at low level in serial mode. - 10 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS Figure4 : Parallel output interface No Error Data Uncorrectible Packet No Error Parity MPEG_CLK=1 CDCLK_POL=1 MPEG_CLK=0 BYTE_CLOCK MPEG_CLK=1 CDCLK_POL=0 MPEG_CLK=0 VALID SYNC MPEG_ERR=1 ERROR MPEG_ERR=0 Figure5 : Serial output interface SYNC 1/fclk CDCLK_POL=1 BYTE_CLOCK CDCLK_POL=0 DATA VALID Parity First bit of the packet Useful Data MPEG_DOUT=1 Parity D0 MPEG_DOUT=0 MPEG_ERR=1 ERROR MPEG_ERR=0 1 packet Table 0 Parallel Serial Bit1 of 0x39 SER_PAR 0 1 Bit4 of 0x02 SER_SEL_MODE 1 1 MPEG Data DATA [7:0] DATA[7] MPEG Clock BYTE_CLK BYTE_CLK - 11 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS 3.4.9.3 MPEG Clock Control - Through Register Setting, S5H1420 can control MPEG CLOCK to MCU. STB MCU Symbol Rate 60MHz Symbol Rate Symbol Rate >= 25 < 25 S5H1420 Master Clock Sampling 81MHz Symbol Rate Symbol Rate >= 25 < 25 59MHz 88MHz 80MHz 88MHz 1 2 1 2 - Control register, 3-bit, uses Address 0x22 (MPEG_CLK_INTL [2:0]) - If Control registers changes, Some blocks will be reset automatically. - In case, Auto reset does not work, these blocks’ reset can be done manually. - MPEC IF Clock is made by Control Register and the Rules are as follows - Tmp = (fMCLK/fSR)*(1/(2*CR)), fMCLK : System Clock Frequency,fSR : Symbol Rate, CR : Code Rate Control Register (0x22) MPEG Clock(Parallel) MPEG Clock (Serial) Range 0 1 2 3 4 5 6 7 FMCLK/8 FMCLK/16 FMCLK/32 FMCLK/64 FMCLK/96 FMCLK/128 FMCLK/192 FMCLK/256 FMCLK FMCLK/2 FMCLK/4 FMCLK/8 FMCLK/12 FMCLK/16 FMCLK/24 FMCLK/32 1<Tmp≤2 2<Tmp≤5 5<Tmp≤9 9<Tmp≤13 13<Tmp≤17 17<Tmp≤25 25<Tmp≤33 33<Tmp Divide 1 2 3 4 5 6 7 8 MCLK=88 MHz MPEG Clock (MHz) Serial Parallel 88 44 22 11 7.3333 5.5 3.6666 2.75 11 5.5 2.75 1.375 0.9166625 0.6875 0.458325 0.34375 Example1) System Clock Frequency = 88MHZ, Symbol Rate : 44MSps Code Rate 1/2 2/3 3/4 5/6 6/7 7/8 Tmp Value 2 1.5 1.333 1.2 1.166 1.142 Setting Control Register Value 1 0 0 0 0 0 - 12 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS 3.5 Front end interfaces 3.5.1 I2C interface The standard I2C protocol is used whereby the first byte is Hex A0 for a write operation, or Hex A1 for a read operation. 3.5.2 Write operation The byte sequence is as follows: ■ the first byte gives the device Address plus the direction bit (R/W = 0). ■ the second byte contains the internal Address of the first register to be accessed. ■ the next byte is written in the internal register. Following bytes (if any) are written in successive internal registers. ■ the transfer lasts until stop conditions are encountered. ■ the S5H1420 acknowledges every byte transfer. 3.5.3 Read operation The Address of the first register to read is programmed in a write operation without data, and terminated by the stop condition. Then, another start is followed by the device Address and R/W= 1. All following bytes are now data to be read at successive positions starting from the initial Address. Figure 2 shows the I2C Normal Mode Write and Read Registers. Figure 2: I2C Read and Write operations in Mode Write register 0 to 3 with AA, BB, CC, and DD Start Register Device Address ACK Address ACK DataAA ACK DataBB ACK DataCC ACK DataDD ACK Stop 00 Write D0 Read register 2 and 3 Start Device Address Write D0 ACK Register Address 02 ACK Device Address Read D1 Start ACK Data Read CC ACK Stop Data Read DD ACK Stop 3.5.4 Identification register The Identification Register (at Address Hex 00) gives the release number of the circuit. The content of this register at reset is presently (Hex02) 3.5.5 Sampling frequency The S5H1420 converts the analog inputs into digital 6 bit I and Q flow. The sampling frequency is fclk which is derived from an external reference described in Section 3.5.6 ‘Clock generation’. The maximum value of fclk is 90 MHz. The sampling causes the repetition of the input spectrum at each integer multiple of fclk One has to ensure that no frequency component is folded in the useful signal bandwidth of fsym (1+ α)/2 where fsym is the symbol frequency, and α is the roll-off value. 3.5.6 Clock generation An integrated PLL is the circuit synchronizing an output signal (generated by a VCO with a reference signal in frequency as well as in phase. In this application, it includes the following basic blocks. The phase frequency detector to detect the phase difference between the reference frequency and the output frequency (after division) and to control the charge pumps voltage. Register setting can program the desired frequency. fout = (m fin)/ (p s) fin: input frequency, m=M+8, p=P+2, s=2^S M: Register 03, P: Register 04 [5:0], S: Register 04[7:6] × × - 13 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS 3.5.7 I2C bus repeater In low symbol rate applications, signal pollution generated by the SDA/SCL lines of the I2C bus may dramatically worsen tuner phase noise. In order to avoid this problem, the S5H1420 offers an I2C bus repeater so that the RFSDA and RFSCL are active only when necessary. Both RFSDA and RFSCL pins are set high at reset. When the microprocessor writes a 1 into register bit I2C_RPT, the next I2C message on SDA and SCL is repeated on the RFSDA and RFSCL pins respectively, until stop conditions are detected. To write to the tuner, the external microprocessor must, for each tuner message, perform the following: ■ Program 1 in I2C_RPT. ■ Send the message to the tuner. Any size of byte transfers is allowed, regardless of the Address, until the stop conditions are detected. Transfers are fully bi-directional. The I2C_RPT bit is automatically reset at the stop condition. The I2C repeater register in Address Hex 02 controls configuration. 3.5.9 DiSEqC interface This interface allows for the simplification of real time processing of the dialog from microprocessor to LNB. It includes register set (8 bytes) that is filled by the microprocessor via the I2C bus, and then transmitted by modulating to 22 kHz clock. The S5H1420 support DiSEqC2.0 for bi-directional interface between microprocessor to LNB and can change the tone frequency by register setting. < Transmission > The S5H1420 have three modes for DiSEqC Interface. ■ Continuous Mode: The S5H1420 generates continuous tone signal until the mode changes. ■ Tone Burst Mode: For the “Modulated Tone Burst”, only one byte (with value Hex FF) and parity bit 1 is sent. As a result, the output signal is 9 bursts of 0.5ms, separated by 8 intervals of 1ms. For the “Unmodulated Tone Burst” only one byte (with value Hex 00) is sent. The parity bit is still 1, and as a result, the signal is a continuous train of 12.5ms. ■ DiSEqC Mode: DiSEqC is a command-based protocol used to control multiple LNBs in a cascaded network configuration. The S5H1420 complies with DiSEqC2.0. Figure illustrates a typical application of the DiSEqC mode. < Receive > The S5H1420 receives the data from LNBs using DiSEqC pin. In order to receive the data from LNBs should set the register RCV_EN to 1. The received data is stored to register set. Two control signals are available on the I2C bus: DiS_RDY (Transfer Ready/Finish) and DiS_LENGTH (Message Length). A typical byte transfer loop, as seen from the microprocessor, may be the following: While (there is data to transfer) 1 Read the DiS_RDY signals 2 If DiS_RDY =0, Write byte to transfer in the register set. 3 Set the DiS_LENGTH. 4 Set the DiS_RDY =1. Note, for the above transfer loop, the following: ■ At the beginning, the register set is empty (DiS_RDY =0). This is the idle state. ■ As soon as set the DiS_RDY =1, the transfer will begin. ■ After the last transmitted byte, the interface will go into the idle state. - 14 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS Figure3: Schematic showing Bit Transmission Idle 11 Periods 11 Periods 11 Periods Next bit Transmission of 1's Transmission of 0's a)SWITCH_CON=1 b)SWITCH_CON=0 Table1 LNB_CON 00 SWITCH_CON Register set Output X Empty Continuous tone 0 DATA=00 Unmodulated tone burst 01 1 DATA=FFor00 Module tone burst 10 x Note 1 DiSEpC signal 11 x xx Reserved Note: 1 Byte to transfer in DiSEqC mode. 2 In Mode LNB_CON (1:0) =10, the DiSEqC pin return to high 2 mode once the transmission is completed. - 15 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS 4. REGISTER LIST 구분 Add Name ID 0x00 ID01 0x01 0x02 0x03 0x04 0X05 0X06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F 0X10 0X11 0X12 0X13 0x14 0x15 0x16 0x17 0x18 0x19 0x1A 0x1F 0x22 0x23 0x24 0x25 0x26 0x27 0x28 0x29 0X2A 0X2B 0X2C 0X2D 0X2E 0X2F 0X30 0X31 0x32 0x33 0x34 0x35 0x36 0X37 0X38 0X39 0X3A 0X3B 0X3C 0X3D 0X3E 0X3F 0X40 0X41 0X42 0X43 0X44 0x45 0X46 0x47 0x48 0x49 CON_0 CON_1 PLL01 PLL02 QPSK01 QPSK02 Pre01 Post01 Loop01 Loop02 Loop03 Loop04 Loop05 Pnco01 Pnco02 Pnco03 Tnco01 Tnco02 Tnco03 Monitor01 Monitor02 Monitor03 Monitor04 Monitor05 Monitor06 Monitor07 Monitor12 FEC01 Soft01 Soft02 Soft03 Soft04 Soft05 Soft06 Vit01 Vit02 Vit03 Vit04 Vit05 Vit06 Vit07 Vit08 Vit09 Vit10 Vit11 Vit12 Sync01 Sync02 Rs01 Mpeg01 Mpeg02 DiS01 DiS02 DIS03 DiS04 DiS05 DiS06 DiS07 DiS08 DiS09 DiS10 DiS11 Rf01 Err01 Err02 Err03 Err04 SYSTEM PLL QPSK FEC bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 0 0 0 PWR_DN DSS_DVB I2C_RPT 1 MODE DC_WIN Q_START S5H1420_ID 0 0 0 1 0 0 WT_PNCO 1 0 1 0 SER_SEL SOFT_RST 0 M S KICK_EN 1 INV_PULSE 0 WT_TNCO LOOP_OUT P DC_EN 1 1 KICK_VAL IGA_PLF IGT_PLF IG_TLF 1 1 DUMP_ACC 0 PRE_TH POST_TH 0 KICK_MUL PGA_PLF PGT_PLF PG_TLF 0 0 PNCO0[31:24] PNCO1[23:16] PNCO2[15:08] TNCO0[31:24] TNCO1[23:16] TNCO2[15:08] 0 0 0 Reserved TLOCK PLOCK PRE_LEVEL POST_LEVEL DC_I_LEVEL DC_Q_LEVEL Reserved Reserved QPSK_OUT DC_FREEZE 0 0 MPEG_CLK_INTL Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved VIT_SR67 VIT_SR56 VIT_SR34 VIT_SR23 VIT_SR12 PARM_FIX INV_SPEC VIT_FR VIT_SPEC_STS VIT_CR 0 VIT_SR78 SYNC_MISS_TH BYTE_SYNC 1 RCV_EN SYNC_HIT_TH Reserved 1 1 DIS_LENGTH ERR_POL CLK_CONT TONE_FREQ DIS_RDY VIT_SYNC SYNC_POL 1 SWITCH_CON OLF_N LNB_MESGE0 LNB_MESGE1 LNB_MESGE2 LNB_MESGE3 LNB_MESGE4 LNB_MESGE5 LNB_MESGE6 LNB_MESGE7 SLAVE_ADDR ALARM _MODE ERR_CNT_PRD ERR_CNT_L ERR_CNT_H PARITY_ERR VALID_POL SER_PAR CDCLK_POL DSS_SYNC LNB_CON LNB_DN V18_13V ERR_SRC - 16 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS ID control register (Address: 0x00) Addr. 0x00 RegName (Reset val) ID01 (0x03) Signal name S5H1420_ID Width Property Description [7:0] R Revision ID System control registers (Address: 0x01-0x02) Addr. RegName (Reset val) Signal name SOFT_RST 0x01 CON_0 (0x00) DSS_ DVB SER_SEL Width Property Description [4] R/W Set to “0” [3] R/W [2] R/W Set to “0” [1] R/W Set to “0” [0] R/W [6] R/W Set to “0” [5] R/W Set to “0” [4] R/W Set to “1” [3] R/W Set to “0” [2] R/W Set to “0” System soft reset mode (active high) [1] Enable [0] Disable DSS/DVB mode selection [1] DSS [0] DVB Power down mode 0x02 CON_1 (0x00) PWR_DN [1] R/W [1] Power down enable [0] Power down disable I2C repeater control [1] I2C repeater enable, I2C_RPT [0] R/W [0] I2C repeater disable. Note: The master should be set this bit to “1” in order to interface with the tuner. When the master is not communicated with the tuner, this bit should be set to “0” PLL control registers (Address: 0x03-0x04) Addr. RegName Signal name 0x03 0x04 PLL01 (0x50) PLL02 (0x40) M Width Property Description [7:0] R/W PLL programming information s Fout = ((M+8)×Fin)/((P+2)×2 ) P [5:0] R/W S [7:6] R/W Fin = 4 MHz - 17 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS QPSK control registers (Address: 0x05 – 0x06) Addr. RegName (Reset val) Signal name KICK_EN DC_EN 0x05 QPSK01 (0xBC) Width Property Description [7] R/W [1] PLL Kicker enable [0] Disable [6] R/W Set to “0” [5] R/W Set to “1” [4] R/W [3] R/W Set to “1” [2] R/W Set to “1” DC offset remove [1] Enable [0] Disable QPSK operation mode MODE [1] R/W [1] 1 sampling/1 symbol [0] 2 sampling/1 symbol Q_START 0x06 QPSK start signal [0] R/W [7] R/W Set to “1” [6] R/W Set to “1” [5] R/W Set to “0” [4] R/W Set to “0” QPSK02 (0xC1) [1] Start [0] Idle Dump phase loop filter & timing loop DUMP_ACC [3] R/W filter accumulator [0 and then 1] The read operation enabled, when user set DUMP_ACC “0” and then “1”. DC_WIN [2:0] R/W Window position from MSB removing DC offset. Unsigned integer (0 ≤ DC_WIN≤ 7) AGC control registers (Address: 0x07 – 0x08) Addr. RegName (Reset val) Signal name Width Property Description PWM signal is reversed INV_PULSE 0x07 Pre01 (0x30) Post01 (0x10) R/W [1] PWM signal active low [0] PWM signal active high PRE_TH 0x08 [7] POST_TH [6] R/W Set to “0” [5] R/W Set to “1” [4:0] R/W PRE-AGC threshold [7:6] R/W Set to “0” [5:0] R/W POST-AGC threshold - 18 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS Loop filter control registers (Address: 0x09 – 0x0D) Addr. RegName (Reset val) Signal name Width Property Description Write TNCO center frequency WT_TNCO [7] R/W WT_PNCO [6] R/W [0 and then 1] The write operation enabled, when user set WT_PNCO “0” and then “1” [5] R/W Set to “1” [4] R/W Set to “1” [3] R/W Set to “0” [2] R/W Set to “0” [0 and then 1] The write operation enabled, when user set WT_TNCO “0” and then “1” Write PNCO center frequency 0x09 Loop01 (0x30) [1] R/W Set to “0” [0] R/W Set to “0” Loop filter monitoring selection LOOP_OUT 0x0A Loop02 (0x65) [7] R/W [1] Loop filter accumulator + NCO [0] Loop filter accumulator KICK_VAL [6:4] R/W The value that gets injected into the accumulator when a “kick” is needed. KICK_MUL [3:0] R/W The number of bits KICK_VAL is up-shifted (2 ) before it is injected into the accumulator. PGA_PLF [3:0] R/W Phase loop, proportional gain (2 (default +8 added) IGA_PLF [7:4] R/W Phase loop, integral gain (2 N 0x0B 0x0C 0x0D Loop03 (0x78) Loop04 (0x28) Loop05 (0x17) PGA_PLF IGA_PLF ) in the acquisition mode ) in the acquisition mode PGT_PLF [3:0] R/W Phase loop, proportional gain in the tracking mode (default +8 added) IGT_PLF [7:4] R/W Integral gain in the tracking mode PG_TLF [3:0] R/W Timing loop, proportional gain (default +8 added) IG_TLF [7:4] R/W Timing loop, integral gain NCO control registers (Address: 0x0E – 0x13) Addr. RegName (Reset val) Signal name Width Property Description 0x0E Pnco01 (0x00) PNCO1 [31:24] 0x0F Pnco02 (0x00) PNCO2 [23:16] [7:0] R/W 0x10 Pnco03 (0x00) PNCO3 [15:08] [7:0] R/W 0x11 Tnco01 (0x00) TNCO1 [31:24] [7:0] R/W 0x12 Tnco02 (0x00) TNCO2 [23:16] [7:0] R/W 0x13 Tnco03 (0x00) TNCO3 [15:08] [7:0] R/W [7:0] R/W LOOP_OUT [1] Read PLF accumulator + PNCO LOOP_OUT [0] Read PLF accumulator LOOP_OUT [1] Read TLF accumulator + TNCO LOOP_OUT [0] Read TLF accumulator - 19 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS QPSK monitoring registers (Address: 0x14 – 0x1F) Addr. RegName (Reset val) Signal name Width Property Description [7:4] R Reserved [3:2] R Reserved Timing loop lock (Symbol sync) Monitor01 0x14 (0x00) TLOCK [1] R [1] Timing loop has locked [0] Timing loop has not locked Phase loop lock (Carrier sync) PLOCK [0] R [1] Phase loop has locked [0] Phase loop has not locked 0x15 Monitor02 PRE_LEVEL (0x00) [7:0] R PRE-AGC gain level 0x16 Monitor03 POST_LEVEL (0x00) [7:0] R POST-AGC gain level 0x17 Monitor04 DC_I_LEVEL (0x00) [7:0] R DC offset of I samples 0x18 Monitor05 DC_Q_LEVEL (0x00) [7:0] R DC offset of Q samples 0x19 Monitor06 (0x00) [7:0] R Reserved 0x1A Monitor07 (0x00) [7:0] R Reserved (0x1B ~ 0x1E) Reserved [7] 0x1F Monitor12 QPSK_OUT (0x00) DC_FREEZE (0x20 ~ 0x21) Reserved [6:1] R [0] R/W QPSK output monitoring [1] Do not update DC_OFFSET Reserved - 20 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS FEC control registers (Address: 0x22) Addr. RegName (Reset val) Signal name Width Property Description [6] R/W Set to “0” [5] R/W Set to “0” [4] R/W Set to “0” [3] R/W Set to “0” Tmp=(FMClk/FSR)×(1/(2×CR)) 0x22 FMClk: System Clock Frequency FEC01 (0x01) FSR: Symbol Rate, CR: Code Rate MPEG_CLK_INTL [2:0] R/W 0: 1<Tmp≤ 2 4: 13<Tmp≤ 17 1: 2<Tmp≤ 5 5: 17<Tmp≤ 25 2: 5<Tmp≤ 9 6: 25<Tmp≤ 33 3: 9<Tmp≤ 13 7: 33<Tmp Viterbi control registers (Address: 0x30 – 0x31) Addr. 0x30 RegName (Reset val) Vit08 (0xFF) Signal name Width Property Description [7] R/W Set to “0” [6] R/W Set to “0” VIT_SR78 [5] R/W VIT_SR67 [4] R/W VIT_SR56 [3] R/W VIT_SR34 [2] R/W VIT_SR23 [1] R/W VIT_SR12 [0] R/W [1] Include code rate 7/8 in sync search [0] Disable [1] Include code rate 6/7 in sync search [0] Disable [1] Include code rate 5/6 in sync search [0] Disable [1] Include code rate 3/4 in sync search [0] Disable [1] Include code rate 2/3 in sync search [0] Disable [1] Include code rate 1/2 in sync search [0] Disable Parameter fix mode PARM_FIX [4] R/W [1] Known parameter [0] Unknown parameter 0x31 VIT9 (0x00) VIT_INV_SPEC [3] R/W Initial spectrum information [1] Inv spectrum [0] Not inv spectrum Start synchronization search at code rate as follows: VIT_FR [2:0] R/W [0] R=1/2 [1] R=2/3 [2] R=3/4 [3] R=5/6 [4] R=6/7 [5] R=7/8 - 21 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS Viterbi status registers (Address: 0x32) Addr. RegName (Reset val) Signal name Width Property Description Spectrum information monitoring VIT_SPEC_STS [3] R [1] Inv spectrum [0] Not inv spectrum Viterbi decoder current code rate 0x32 [0] R=1/2 VIT10 (0x00) [1] R=2/3 VIT_CR [2:0] R [2] R=3/4 [3] R=5/6 [4] R=6/7 [5] R=7/8 SYNC control register (Address: 0x35) Addr. 0x35 RegName (Reset val) Sync01 (0x33) Signal name Width Property Description SYNC_MISS_TH [7:4] R/W SYNC_HIT_TH [3:0] R/W Sync byte detector’s miss threshold Sync byte detector’s hit threshold *Note: This value should be greater than 2 SYNC status register (Address: 0x36) Addr. RegName (Reset val) Signal name BYTE_SYNC Width Property Description [5] R [4:1] R [0] R [1] Acquire byte sync [0] Not acquire byte sync 0x36 Sync02 (0x00) VIT_SYNC Reserved [1] Viterbi decoder is in sync [0] Viterbi decoder is out of sync - 22 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS MPEG control registers (Address: 0x38~0x39) Addr. 0x38 RegName (Reset val) Mpeg01 (0x00) Signal name Width Property Description ERR_POL [3] R/W SYNC_POL [2] R/W VALID_POL [1] R/W CDCLK_POL [0] R/W Packet error polarity [1] Active low [0] Active high Sync polarity [1] Active low [0] Active high Data valid polarity [1] Active low [0] Active high CDCLK polarity [1] Falling edge event [0] Rising edge event [6] R/W Set to “1” [5] R/W Set to “1” [4] R/W Set to “1” [3] R/W [1] Continuous clock, [0] Clock is enable during payload data transfer [2] R/W Set to “1” SER_PAR [1] R/W DSS_SYNC [0] R/W Clock continuous mode CLK_CONT 0x39 Mpeg02 (0x3D) Serial / Parallel mode [1] Serial mode, [0] Parallel mode DSS sync mode [1] Output sync, [0] No output sync DiSEqC control registers (Address: 0x3A~ 0x3C) Addr. 0x3A RegName (Reset val) DiS01 (0x01) Signal name TONE_FREQ Width Property Description [7:0] R/W Tone frequency ratio *Note: ftone = fclk / (TONE_FREQ ×32) RCV_EN DIS_LENGTH [7] R/W [6:4] R/W DiSEqC receive enable mode [1] Receive enable [0] Receive disable Message length Data Transfer ready / finish [1] Ready [0] Finish 0x3B DIS_RDY [3] R/W SWICH_CON [2] R/W DiS02 (0x00) *Note: The Microprocessor set to “1” only when this bit is “0”. When this bit is “1”, the slaver is not yet received message. The slaver is starting to receive the signal at the rising edge detection Satellite switch in tone burst mode [1] Satellite B [0] Satellite A LNB control mode [0] Continuous mode LNB_CON [1:0] R/W [1] Tone burst mode [2] DiSEqC mode [3] Reserved - 23 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS Addr. 0x3C RegName (Reset val) DiS03 (0x04) Signal name Width Property Description OLF_N [2] R/W LNB_DN [1] R/W 18V_13V [0] R/W [1] Disable [0] OLF (active low) [1] LNB down [0] Disable (active high) 13V/18V select register [1] 18V [0] 13V DiSEqC message registers (Address: 0x3D~0x44) Addr. RegName (Reset val) Signal name Width Property Description 0x3D DiS04 (0x00) LNB_MESGE0 0x3E DiS05 (0x3E) LNB_MESGE1 [7:0] R/W 0x3F DiS06 (0x00) LNB_MESGE2 [7:0] R/W 0x40 DiS07 (0x00) LNB_MESGE3 [7:0] R/W 0x41 DiS08 (0x00) LNB_MESGE4 [7:0] R/W 0x42 DiS09 (0x00) LNB_MESGE5 [7:0] R/W 0x43 DiS10 (0x00) LNB_MESGE6 [7:0] R/W 0x44 DiS11 (0x00) LNB_MESGE7 [7:0] R/W [7:0] R/W LNB message contents *MSB sent first on each byte RF slave register (Address: 0x45) Addr. 0x45 RegName (Reset val) Rf01 (0x61) Signal name SLAVE_ADDR Width Property Description [6:0] R/W RF tuner slave Address (SOC VERSION) - 24 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS Error control register (Address: 0x46) Addr. RegName (Reset val) Signal name Width Property Description [4] R/W Set to “1” [3:2] R/W Set to “1” Error monitoring source 0x46 Err01 (0x00) [0] QPSK bit errors ERR_SRC [1:0] R/W [1] Viterbi bit errors [2] Viterbi byte errors [3] Packet errors Error monitoring registers (Address: 0x47-0x49) Addr. RegName (Reset val) Signal name Width Property Description 0x47 Err02 (0x00) ERR_CNT_L [7:0] R Error counter value register (LSB 8 bits) 0x48 Err03 (0x00) ERR_CNT_H [7:0] R Error counter value register (MSB 8 bits) 0x49 Err04 (0x00) PARITY_ERR [7:0] R Error flag for DiSEqC receive data - 25 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS 5. ELECTERICAL CHARACTERISTICS 5.1 Absolute maximum ratings Symbol Parameter Range Unit DC Supply Voltage -0.3 to 4.6 V VCC 3.3V Input Voltage -0.3 to VDD+0.3 V VIN DC 3.3V Input Current +/- 10 mA IIN Storage Temperature -40 to +125 ºC Tstg Operation Temperature 0 to +70 ºC Topr 5.2 Recommended operating conditions Symbol Parameter Range Unit DC Supply Voltage 3.0 to 3.6 V VCC Junction Temperature MAX 125 ºC TJ Thermal Resistance 45 ºC /W TR DC Input 0 to V V VIN CC Output Voltage 0 to VCC VOUT Lead Temperature (soldering 10 sec) 300 ºC TLT 5.3 DC electrical characteristics (VDD = 3.3+/-10%, Ta = -40(C~ -85(C, unless otherwise specified) Symbol Description Test Condition Min Typ Max Unit VCC33 I/O Supply Voltage 3.0 3.3 3.6 V VCC25 Internal Supply Voltage 2.2 2.5 2.7 V All In out 0.7 Vih Input Voltage Low VDD Rst_n, S_clk 2.1 V All Input 0.3VD V D Vil Input Voltage High Rst_n, S_clk 0.8 Iih High Level Input Current VIN = VDD - 10 + 10 uA Low Level Input Current VIN = VSS -10 +10 uA Iil Output Low Voltage IOL = 8mA 0.4 V Vol Output High Voltage IOH = -6mA 2.4 VDD V Voh 3-State Output Leakage -10 +10 uA VOH = VSS or VDD Ioz Current Fin = 4.0MHz, TBD mA Dynamic Supply Current Icc VDD = 3.6V 5.4 A/D converter (Vcc25 = 2.5+/-5%, Ta = -40(C~ -85(C, unless otherwise specified) Symbol Description Test Condition Min Typ Max Unit VREF-H Reference Voltage High Input VREF-H Value 1.5 1.6 1.7 V VREF-L Reference Voltage Low Input VREF-L Value 0.8 0.9 1.0 V Ain Analog Input (IP/IN/QP/QN) (VREF-H)-(VREF-L) 0.5 0.7 0.9 VPP CML Common Mode Level CML Output 1.25 V IDD 45M Average VDD_2.5V Current VDD=2.6V = 59MHz mA 200 IDD 45M Average VDD_2.5V Current VDD=2.6V = 88MHz mA 240 INE Integral Linearity Error FIN=30MHz, FS=90MHz dB ±1.0 DLE Differential Linearity Error FIN=30MHz, FS=90MHz dB ±2.0 OFF Offset Error Voltage FIN=30MHz, FS=90MHz dB ±1.0 GAIN Gain Error Voltage FIN=30MHz, FS=90MHz dB ±2.0 Signal to Noise & SNDR -32 -30 -28 dB FIN=30MHz, FS=90MHz Distortion Ratio FIN Analog Input Bandwidth 30 MHz FS Sampling Frequency 90 MHz - 26 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS 5.5 Timing characteristics Sym bol Parameter Min Max Unit f VCO Internal VCO frequency 300 Typ 400 MH z f CLK_IN CLK_IN OR XTAL frequency 4 30 MH z P A R A L L E L O U T P U T D [7 :0 ], D /P , C L K _O U T , S T R _O U T , E R R O R O U T P U T C H A R A C T E R IT IC S Bit RS=1 in RS CONTROL REGISTER(Address33). R efer to Figure 6 tCLK_duty CLK_OUT duty cycle tCKSU D[7:0], D/P, STR_OUT, ERROR stable before 40 CLK_OUT Falling Edge t CKH D[7:0], D/P, STR_OUT, ERROR stable after CLK_OUT Falling Edge 50 60 % 2*Tm (1) ns 2*Tm (1) ns Bit RS=0 in RS CONTROL REGISTER(Address33). R efer to Figure 7 tCKSU D[7:0], D/P, STR_OUT, ERROR stable before CLK_OUT Falling Edge t CKH D[7:0], D/P, STR_OUT, ERROR stable after CLK_OUT Falling Edge 2*Tm (1) ns 2*Tm (1) ns SER IAL O U T P U T D [ 7 : 0 ] , D / P , C L K _ O U T , S T R _ O U T , E R R O R O U T P U T C H A R A C T E R I T I C S Bit RS=1 in RS CONTROL REGISTER(Address33). f CLK = 90MHz. Refer to Figure 8 tCKSU D[7:0], D/P, STR_OUT, ERROR stable before CLK_OUT Falling Edge t CKH D[7:0], D/P, STR_OUT, ERROR stable after CLK_OUT Falling Edge Bit RS=0 in RS CONTROL REGISTER(Address33). tCKSU D[7:0], D/P, STR_OUT, ERROR stable before D[7:0], D/P, STR_OUT, ERROR stable after CLK_OUT Falling Edge Figure 6 Figure 7 CLK_OUT CLK_OUT D[7:0], D/P STR_OUT, ERROR D[7:0], D/P STR_OUT, ERROR tCKSU tCKH Figure 8 Figure 9 CLK_OUT CLK_OUT D[7:0], D/P STR_OUT, ERROR D[7:0], D/P STR_OUT, ERROR tCKSU tCKH ns 2 ns f CLK = 90M H z. Refer to Figure 9 CLK_OUT Falling Edge t CKH 3.5 3.5 ns 2 ns tCKSU tCKH tCKSU tCKH - 27 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS 5.6 I2C bus characteristics Symbol Parameter Test Condition VIL Low Level input Voltage VIH High Level input Voltage VOH High Level output Voltage VOL Low Level output Voltage ILK Input Leakage Current VIN = 0V to 5V CIN Input Capacitance 0 3.5 pF IOL Output Sink Current VOL = 0.5V 10 mA fSCLN SCL Clock Frequency Normal Mode 0 fM_CLK /40 _ Min Pull up to 5V ± 10% Typ Max Unit - 0.5 0.8 V 2.0 5.5 V 5.5 V 0.4 V 10 uA Standby Mode 0 fM_CLK /10 _ Pull up to 5V ± 10% fSCLS tBUF s Bus Free Time between a STOP and START -10 1.3 us 0.6 us Condition tHD,STA Hold Time(repeated)START Condition. After this period, the first clock pulse is generated tLOW Low Period of the SCL Clock 1.3 us tHIGH High Period of the SCL Clock 0.6 us tSU,STA Setup Time for a repeated START Condition 0.6 us tSU,STO Setup Time for STOP Condition 0.6 us tSU,DAT Data Setup Time 100 ns tR, tF Rise and Fall Time of both SDA and SCL 300 ns 400 pF signals CB Capacitive Load for each Bus Line I2C bus timing diagram SDA tBUF tLOW tR tF tHD,DAT tHIGH tHD.STA tSP SCL tHD,STA tSU,DAT tSU,STA tSU,STO - 28 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS 6. APPLICATION EXAMPLES # Application example (with DVB-S I/Q Tuner) R21 51Ω RF SDA RF SCL R23 51Ω IP 22KHz R5 4.7kΩ QP R24 51Ω AGC 5V_D R7 4.7kΩ R8 5.1kΩ VSS_A C8 100nF C9 1nF C10 100nF R10 40kΩ CML QP QN CML VREF_L AVSS_ADC VSS25 AVDD_ADC AGC VDD25 DiSEqC VSEL C1 100nF R11 40kΩ 48 2 47 IP 3 CML RESET_N IN 24 25 26 27 28 29 ID_SEL1 VSS25 VDD25 TEST_SEL0 TEST_SEL1 AVSS_PLL 23 DATA7 22 AVDD_PLL 21 ID_SEL0 33 20 32 19 31 18 30 17 CLK_SEL 16 AVBB_PLL SCL 34 DATA5 SDA 15 AVDD_PLL VDD25 35 DATA4 VSS25 36 14 AVSS_PLL NC 13 XTAL_IN VDD33 DATA6 12 VSS33 FMHZCLKOUT 37 11 DATA3 VSS33 38 DATA2 39 DATA1 10 VDD33 DATA0 9 RFSDA 40 8 RFSCL 41 44 7 VDD25D VSS25 42 45 6 MPEG2 Parallel Interface VSS25D 43 46 5 VDD25 NC S5H1420 4 ADC_OSC_IN VALID (64LQFP-1010) AVDD_ADC SYNC C2 100nF CML 49 51 50 52 55 53 56 54 57 58 59 60 61 63 62 64 BYTE_CLK R2 100Ω R3 150Ω 1 MPEG2 Serial Interface LNB_EN VREF_L OLF ERROR C11 100nF VREF_H VREF_L VREF_H CML LNBP R1 150Ω AVSS_ADC VSS_D VDD25_A AVBB_ADC SMPS VDD25_D DATA 7 R6 4.7kΩ 5V_A VDD33 VREF_H Satellite dish 5V_D R22 51Ω XTAL_OUT 4MHz C6 15pF R9 1MΩ C7 15pF - 29 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS 7. Package Dimension 12.00 + 0.20 0-7 10.00 0.127 + 0.073 - 0.037 10.00 0.08 MAX 0.45 - 0.75 12.00 + 0.20 0.25TYP #64 #1 0.20 + 0.07 - 0.03 0.05 MIN 0.50 0.08 MAX M 1.40 + 0.05 1.60 MAX NOTE: Dimensions are in millimeters. - 30 Samsung Electronics Co, Ltd. Proprietary Information S5H1420 DBS Channel Decoder for DVB-S/DSS 8. Data sheet update history - 2004-01-05 : Release version : 4.5 Add chapter : 3.4.8 Spectrum Inverse of Code Rate 5/6 (Page 10). Add chapter : 3.4.9.3 MPEG Clock Control (Page 12). Change register map : Hide unnecessary register Field to user (Page 16). - 2004-01-10 : Release version : 4.5.1 Update chapter : 3.2.2 Loop equation (Page 7). Update chapter : 3.3.1 Loop equation (Page 7). Update chapter : 3.4.9.2 Serial output interface (Page 10). Update chapter : 3.4.9.3 MPEG Clock Control (Page 12). Samsung Electronics Co, Ltd. www.samsung.com T : 82-31-279-7640 Suwon P.O.BOX 416 Maetan-3dong, YoungTong-gu, Suwon-si, Gyeonggi-do, Korea 442-742 - 31 Samsung Electronics Co, Ltd. Proprietary Information