TI SN10KHT5574NT

SN10KHT5574
OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE
EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS
SDZS010 – JANUARY 1990 – REVISED OCTOBER 1990
•
•
•
•
•
DW OR NT PACKAGE
(TOP VIEW)
10KH Compatible
ECL Clock and TTL Control Inputs
1Q
2Q
3Q
4Q
VCC
GND
GND
GND
5Q
6Q
7Q
8Q
Flow-Through Architecture Optimizes PCB
Layout
Center Pin VCC, VEE, and GND
Configurations Minimize High-Speed
Switching Noise
Package Options Include “Small Outline”
Packages and Standard Plastic DIPs
description
1
24
2
23
3
22
4
21
5
20
6
19
7
18
8
17
9
16
10
15
11
14
1D
2D
3D
4D
OE(TTL)
VEE
GND
CLK(ECL)
5D
6D
7D
8D
12
13
This octal ECL-to-TTL translator is designed to
provide efficient translation between a 10KH ECL
signal environment and a TTL signal environment.
This device is designed specifically to improve the performance and density of ECL-to-TTL CPU/bus-oriented
functions such as memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.
The eight flip-flops of the SN10KHT5574 are edge-triggered D-type flip-flops. On the positive transition of the
clock, the Q outputs are set to the logic levels that were set up at the D inputs.
A buffered output-enable input (OE) can be used to place the eight outputs in either a normal logic state (high
or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive
the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive
bus lines without need for interface or pullup components.
The output-enable input OE does not affect the internal operations of the flip-flops. Old data can be retained
or new data can be entered while the outputs are off.
The SN10KHT5574 is characterized for operation from 0°C to 75°C.
FUNCTION TABLE
OUTPUT
(TTL)
INPUTS
OE
CLK
D
L
↑
L
Q
L
L
↑
H
H
L
L
X
Qo
H
X
X
Z
Copyright  1990, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
SN10KHT5574
OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE
EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS
SDZS010 – JANUARY 1990 – REVISED OCTOBER 1990
logic symbol†
CLK
OE
1D
2D
3D
4D
5D
6D
7D
8D
17
20
24
logic diagram (positive logic)
ECL/TTL
C1
OE
EN
1D
CLK
ECL/TTL
1
23
2
22
3
21
4
16
9
15
10
14
11
13
12
1Q
1D
20
17
24
ECL/TTL
ECL/TTL
C1
1D
1
C1
2
2Q
3Q
4Q
2D
23
ECL/TTL
1D
ECL/TTL
1D
5Q
6Q
C1
3D
22
7Q
8Q
† This symbol is in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.
C1
4D
5D
6D
7D
21
16
15
14
ECL/TTL
POST OFFICE BOX 655303
13
• DALLAS, TEXAS 75265
3
4
2Q
3Q
4Q
1D
C1
9
ECL/TTL
1D
C1
1D
10
ECL/TTL
C1
11
ECL/TTL
1D
ECL/TTL
1D
C1
8D
2
1Q
12
5Q
6Q
7Q
8Q
SN10KHT5574
OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE
EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS
SDZS010 – JANUARY 1990 – REVISED OCTOBER 1990
absolute maximum ratings over operating temperature range (unless otherwise noted)†
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to 7 V
Supply voltage range, VEE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 8 V to 0 V
Input voltage range: TTL (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 1.2 V to 7 V
ECL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VEE to 0 V
Voltage applied to any output in the disabled or power-off state . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to 5.5 V
Voltage applied to any output in the high state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to VCC
Input current range, (TTL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 30 mA to 5 mA
Current into any output in the low state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 mA
Operating free-air temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 75°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The TTL input voltage ratings may be exceeded provided the input current ratings are observed.
recommended operating conditions
MIN
NOM
MAX
VCC
VEE
TTL supply voltage
4.5
5
5.5
V
ECL supply voltage
– 4.94
– 5.2
– 5.46
V
VIH
VIL
TTL high-level input voltage
VIH
VIL
IIK
IOH
2
TTL low-level input voltage
V
0.8
ECL high-level input voltage‡
ECL low-level input voltage‡
UNIT
TA = 0°C
TA = 25°C
– 1170
– 840
– 1130
– 810
TA = 75°C
TA = 0°C
– 1070
– 735
– 1950
– 1480
TA = 25°C
TA = 75°C
– 1950
– 1480
– 1950
– 1450
V
mV
mV
TTL input clamp current
– 18
mA
High-level output current
– 15
mA
IOL
Low-level output current
48
mA
TA
Operating free-air temperature range
0
75
°C
‡ The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic levels only.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
SN10KHT5574
OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE
EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS
SDZS010 – JANUARY 1990 – REVISED OCTOBER 1990
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
VIK
OE only
VOH
VOL
II
OE only
TEST CONDITIONS
MIN
VCC = 4.5 V,
VCC = 4.5 V,
VEE = – 4.94 V,
VEE = – 5.2 V ±5%,
II = – 18 mA
IOH = – 3 mA
VCC = 4.5 V,
VCC = 4.5 V,
VEE = – 5.2 V ±5%,
VEE = – 5.2 V ±5%,
IOH = – 15 mA
IOL = 48 mA
VCC = 5.5 V,
VCC = 5.5 V,
VEE = – 5.46 V,
VEE = – 5.46 V,
VI = 7 V
VI = 2.7 V
IIH
IIL
OE only
OE only
VCC = 5.5 V,
VCC = 5.5 V,
VEE = – 5.46 V,
VEE = – 5.46 V,
VI = 0.5 V
VI = – 840 mV
IIH
Data inputs and CLK
VCC = 5.5 V,
VCC = 5.5 V,
VEE = – 5.46 V,
VEE = – 5.46 V,
VI = – 810 mV
VI = – 735 mV
VCC = 5.5 V,
VEE = – 5.46 V,
VI = – 1950 mV
IIL
Data inputs and CLK
IOZH
IOZL
IOS‡
ICCH
ICCL
ICCZ
IEE
Ci
VCC = 5.5 V,
VCC = 5.5 V,
VEE = – 5.46 V,
VEE = – 5.46 V,
VO = 2.7 V
VO = 0.5 V
VCC = 5.5 V,
VCC = 5.5 V,
VEE = – 5.46 V,
VEE = – 5.46 V
VO = 0 V
VCC = 5.5 V,
VCC = 5.5 V,
VEE = – 5.46 V
VEE = – 5.46 V
VCC = 5.5 V,
VCC = 5.5 V,
VEE = – 5.46 V
VEE = – 5.2 V,
TYP†
2.4
3.3
2
3.1
0.38
MAX
UNIT
– 1.2
V
V
0.55
V
0.1
mA
20
µA
– 0.5
mA
TA = 0°C
TA = 25°C
350
TA = 75°C
TA = 0°C
350
350
µA
0.5
TA = 25°C
TA = 75°C
µA
0.5
0.5
50
µA
– 225
mA
66
95
mA
76
110
mA
74
106
mA
– 43
– 61
mA
– 100
f = 10 MHz
Co
VCC = 5.5 V,
VEE = – 5.2 V,
f = 10 MHz
† All typical values are at VCC = 5 V, VEE = – 5.2 V, TA = 25°C.
‡ Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
µA
– 50
5
pF
7
pF
timing requirements
VCC = 4.5 V to 5.5 V,
VEE = – 4.94 V to – 5.46 V,
TA = MIN to MAX§
MIN
tw
Pulse duration
tsu
Setup time before CLK↑
th
Hold time after CLK↑
CLK high
4
CLK low
4
Data high
1
Data low
1
Data high
1
Data low
1
§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
UNIT
MAX
ns
ns
ns
SN10KHT5574
OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE
EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS
SDZS010 – JANUARY 1990 – REVISED OCTOBER 1990
switching characteristics over recommended ranges of operating free-air temperature and supply voltage
(see Figure 1)
CL = 50 pF,
PARAMETER
fmax
tPLH
tPHL
tPZH
tPZL
tPHZ
FROM
TO
(INPUT)
(OUTPUT)
CLK
Q
OE
Q
OE
tPLZ
† All typical values are at VCC = 5 V, VEE = – 5.2 V, TA = 25°C.
POST OFFICE BOX 655303
Q
• DALLAS, TEXAS 75265
R1 = 500 Ω,
R2 = 500 Ω
MIN TYP†
MAX
UNIT
200
300
MHz
2.3
4.1
7
2.9
4.6
7.4
1.9
3.6
6.3
2.7
4.8
7.7
2.1
3.9
6.1
0.5
3.4
6.3
ns
ns
ns
5
SN10KHT5574
OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE
EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS
SDZS010 – JANUARY 1990 – REVISED OCTOBER 1990
PARAMETER MEASUREMENT INFORMATION
7V
Open
SWITCH POSITION TABLE
S1
From Output
Under Test
Test Point
CL
(See Note A)
S1
Open
Open
Open
Closed
Open
Closed
TEST
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
R1
R2
LOAD CIRCUIT
tf
tr
ECL Input
(See Note C)
80% 80%
50%
20%
–890 mV
50%
20%
Low-Level
Input
VOLTAGE WAVEFORMS
PULSE DURATION
tPHL
VOH
1.5 V
1.5 V
VOL
tr
tf
80% 80%
50%
50%
20%
1.5 V
0
tPLZ
Output
Waveform 1
(See Note D)
80% 80%
50%
–890 mV
50%
20%
tr
3.5 V
1.5 V
–1690 mV
th
1.5 V
tPZL
tPZH
tsu
Data
Input
20%
–890 mV
3V
Output
Control
(Low-Level
Enabling)
VOLTAGE WAVEFORMS
ECL-INPUT PROPAGATION DELAY TIMES
20%
50%
–1690 mV
VOL
tPLH
Timing
Input
50%
1.5 V
1.5 V
In-Phase
TTL Output
–1690 mV
tw
–890 mV
VOH
Out-of-Phase
TTL Output
50%
50%
–1690 mV
tPLH
tPHL
–890 mV
High-Level
Input
Output
Waveform 2
(See Note D)
tPHZ
VOL
0.3 V
VOH
1.5 V
0.3 V
0
–1690 mV
VOLTAGE WAVEFORMS
TTL ENABLE AND DISABLE TIMES
tf
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
NOTES: A.CL includes probe and jig capacitance.
B. For TTL inputs, input pulses are supplied by generators having the following characteristics PRR ≤ 10 MHz, Zo = 50 Ω, tr ≤ 2.5 ns,
tf ≤ 2.5 ns.
C. For ECL inputs, input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Zo = 50 Ω, tr ≤ 1.5 ns,
tf ≤ 1.5 ns.
D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
E. The outputs are measured one at a time with one transition per measurement.
Figure 1. Load circuit and voltage waveforms
6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright  1998, Texas Instruments Incorporated