STV5730 MULTISTANDARD ON-SCREEN DISPLAY FOR VCR, PAY-TV, SATELLITE RECEIVER . .. . .. .. . . . .. .. . . A CHARACTER GENERATOR WITH ASCII RAM AND CHARACTER ROM : - 128 characters - 12 dots x 18 lines character composition - 11 rows x 28 characters page composition ACCURATE INTERNAL BANDGAP VOLTAGE REFERENCE LINE LOCKED PLL VIDEO TIMING GENERATOR INPUT CVBS CLAMP AND SYNC EXTRACTOR VERTICAL SYNC SEPARATOR INPUT CVBS SYNC RE-INSERTION INPUT CVBS PRESENCE DETECTOR PAL/NTSC CHROMA ENCODER DEDICATED PINS FOR LUMA AND CHROMA EXTERNAL FILTERING GAIN ON CVBS OUTPUT FOR EITHER 0dB OR 6dB CAPABILITY MULTISTANDARD TRANSLUCENT MIXED MODE OPAQUE MIXED MODE NORMAL FULL PAGE MODE VIDEO FULL PAGE MODE SUITABLE FOR S-VHS THREE DIFFERENT MARKERS CAN BE GENERATED SIMULTANEOUSLY THREE WIRE SERIAL INTERFACE FOR MICROPROCESSOR CONTROL DESCRIPTION The STV5730 IC is intended to be used in VCR, Satellite receiver and PAY-TV systems for CVBS or R/G/B text/graphics insertion. SO28 (Plastic Micropackage) ORDER CODE : STV5730 PIN CONNECTIONS YOUT 1 28 YIN VIDEO IN 2 27 VIDEO OUT1 RES 3 26 VIDEO OUT2 FTR 4 25 CIN AVDD 5 24 COUT DV DD 6 23 LESCREEN CSYNC 7 22 LECHAR XTAL IN 8 21 AGND XTAL OUT 9 20 DGND MUTE 10 19 BAR DATA 11 18 CO CLK 12 17 FB CSN 13 16 B R 14 15 G October 1994 This is advance information on a new product now in development or undergoing evaluation. Details are subject to change without no tice. 5730-01.EPS . ADVANCE DATA 1/19 STV5730 PIN DESCRIPTION 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 2/19 Name YOUT Type Description Analog Output This pin outputs the luma to allow the user to notch filter it. This pin may be connected to the YIN input for minimum cost applications. VIDEO IN Analog Input This is the CVBS input. An external capacitor is needed for clamp operation. The STV5730 extracts the sync from this signal when the C7 control bit is set. RES Analog Pin it must be tied to an external resistor to control the PLL f0 frequency. FTR Analog Pin it must be tied to the line PLL loop filter. AVDD Supply Pin 5V analog supply pin. DVDD Supply Pin 5V digital supply pin. CSYNC Bidirectional This pin inputs the mixed mode composite sync when the C7 control bit is Pin cleared. It outputs the video in extracted sync when the C7 control bit is set. XTAL IN Digital Input This is the 4*fsc quartz input. The quartz may be started or stopped under control of dedicated serial interface messages. Alternatively, a 4fsc clock can be input directly. The stop message must not be used in this case. XTAL OUT Digital Output This is the 4*fsc quartz output. The quartz may be started or stopped under control of dedicated serial interface messages. MUTE Digital Output This pin indicates if the CVBS input signal is present on VIDEO IN input pin. It is forced low if the M2 mode bit is cleared. DATA Digital Input This is the serial interface data input. CLK Digital Input This is the serial interface clock input. CSN Digital Input This is the serial interface chip select input. R Digital Output This is the Red signal output. It is forced low during the horizontal and vertical blanking intervals. G Digital Output This is the Green signal output. It is forced low during the horizontal and vertical blanking intervals. B Digital Output This is the Blue signal output. It is forced low during the horizontal and vertical blanking intervals. FB Digital Output This is the fast blanking output. It is delivered to control an external R/G/B switch for R/G/B or TV applications. CO Digital Output This is the character activity output. It indicates if a character foreground is being displayed, and can be used to control its intensity. BAR Digital Input This input forces the PLL in free run mode when active. It is enabled if the M0 mode bit is set. DGND Supply Pin 0V digital ground. AGND Supply Pin 0V analog ground. LECHAR Analog Input This pin determines the character intensity level in external bias mode (ie when the C10 control bit is set). This level must be defined relative to the internal black reference. A variable luminance signal may be entered. To be grounded if not used. LESCREEN Analog Input This pin determines the screen intensity level in external bias mode (ie when the C10 control bit is set). This level must be defined relative to the internal black reference. A variable luminance signal may be entered. To be grounded if not used. COUT Analog Output This pin outputs the full page mode chroma for external filtering (and attenuation if necessary). This pin may be connected to CIN for minimum cost applications. CIN Analog Input This pin inputs the filtered chroma. VIDEO OUT2 Analog Output If the M7 mode bit is cleared : this pin is a CVBS output that delivers the VIDEO IN signal. The sync is re-inserted if the M4 mode bit is set. The output amplitude may be either 0dB or +6dB according to the M5 mode bit. If the M7 mode bit is set : It outputs the currently active synchronism. The signal amplitude is controlled by the M5 mode bit. If the M8 mode bit is cleared : VIDEO OUT2 is in high impedance state. VIDEO OUT1 Analog Output This is a CVBS output. It delivers the VIDEO IN + text in mixed mode and the CVBS text in full page mode. The output signal amplitude may be either 0dB or 6dB according to the M5 mode bit. The sync is re inserted if the M4 mode bit is set. YIN Analog Input This pin inputs the notch filtered luma. 5730-01.TBL o N 1 STV5730 BLOCK DIAGRAM YIN CIN 28 25 STV5730 2 7 VIDEO OUT1 VIDEO 2 IN SYNC INSERTION CLAMP TEXT INSERTION GAIN 2 6 VIDEO OUT2 COMPOSITE SYNC EXTRACTION DISABLE XTAL IN 9 XTAL OUT 2 4 COUT 8 CSYNC 7 VERTICAL SYNC SEPARATION H AND V SCANNING ASCII RAM CHARACTER ROM PAL/NTSC ENCODER & SATURATION 14 R BAR 19 LINE LOCKED PLL RAM ADDRESS GENERATOR PLXCLK COLOR LOGIC 15 G 16 B 1 7 FB 1 8 CO 5 DV DD 6 LUMA & SYNC GENERATION CONTROL AGND 21 SERIAL BUS INTERFACE DGND 20 4 3 FTR RES 11 12 DATA CLK VIDEO DETECTOR 13 10 CSN MUTE 1 YOUT 2 2 LECHAR BIAS LEVEL GENERATION 2 3 LESCREEN 5730-02.EPS AVDD Symbol DVDD AVDD Tj Parameter Value 7 7 150 Digital Supply Voltage Analog Supply Voltage Junction Temperature Unit V V o C 5730-02.TBL ABSOLUTE MAXIMUM RATINGS Symbol Rth (j-a) Parameter Junction-ambient Thermal Resistance Value Typ. 70 Unit o C/W 3/19 5730-03.TBL THERMAL DATA STV5730 ELECTRICAL CHARACTERISTICS (TA = 0oC to 70oC, AVDD = DVDD = 5V, unless otherwise specified) Symbol DVDD DIDD AVDD AIDD AVDD-DVDD DVOH DV OL DVIH Parameter Digital Supply Voltage DV DD - DGND Digital Supply Current Analog Supply Voltage Analog Supply Current Analog to Digital Supply Voltage Difference Digital Output Voltage High Level (ILOAD = -1mA) Digital Output Voltage Low Level (ILOAD = +1mA) Digital Input Voltage High Level DV IL Digital Input Voltage Low Level DIIH Digital Input Current High Level DIIL Digital Input Current Low Level BW Bandwidth at pins : VIDEO IN, VIDEO OUT1, VIDEO OUT2, CIN, YIN, YOUT, COUT Min. 4.75 Typ. 5.0 4.75 5.0 -200 DV DD - 0.5 0 Max. 5.25 10 5.25 25 200 DGND + 0.5 0.75 x (DV DD - DGND) 0.15 x (DVDD - DGND) 1 -1 8.0 Unit V mA V mA mV V V V V µA µA MHz VIDEO IN (Pin 2) VSYNCIN VCL CIN Sync Pulse Range Clamp Voltage External Capacitor 100 1.10 1.25 2.2 650 1.4 mV V µF 4.4 3.1 20 10 V V pF VIDEO OUT1 (Pin 27) VOUT1 C L1 R L1 ZOUT1 Output Dynamic Range Black Level Voltage Output Capacitor Load Output Resistor Load 2.0 2.6 Output Impedance 2.85 250 kΩ Ω VIDEO OUT2 (Pin 26) VOUT2 C L2 R L2 ZOUT2 Output Dynamic Range Black Level Voltage Output Capacitor Load Output Resistor Load 2.0 2.6 Output Impedance 2.85 4.4 3.1 20 10 250 V V pF kΩ Ω GAIN (Pins 26- 27) Gain Dispersion 0dB 6dB -1 5 0 6 +1 7 dB dB CIN (Pin 25) CCIN RCIN Input Capacitance Input Resistance 0.5 50 pF kΩ Input Capacitance 0.5 pF YIN (Pin 28) CYIN YOUT (Pin 1) VYOUT CLYOUT RLYOUT Output Dynamic Range Output Capacitor Load Output Resistor Load 0.5 Output Dynamic Range Output Capacitor Load Output Resistor Load 0.5 3.5 15 10 V pF kΩ VCOUT C LCOUT R LCOUT 4/19 3.5 15 10 V pF kΩ 5730-04.TBL COUT (Pin 24) STV5730 ELECTRICAL CHARACTERISTICS (TA = 0oC to 70oC, AVDD = DVDD = 5V, unless otherwise specified) (continued) Symbol Parameter Min. Typ. Max. Unit 1.0 3.0 V 1.0 3.0 V LESCREEN (Pin 23) VLESCR Input Level LECHAR (Pin 22) VLECH Input Level INTERNAL SIGNAL LEVELS (Pins 1- 24) VSYNC Internal Sync Level VBLACK Internal Black Level VSCREEN Internal LESCREEN 1.4 V Internal LECHAR 1.8 V VCHAR 0.95 1.1 1.25 V 1.4 V ∆V1 Difference Level between Black and Sync Level 250 300 350 mV ∆V2 Difference Level between Screen and Black Level 100 150 200 mV ∆V3 Difference Level between Char. and Screen Level 360 410 460 VBURSTPP Burst Amplitude VCH1PP VCH2PP Chroma Amplitude for blue or yellow colors for red, magenta, green or cyan colors mV 360 mVPP 360 520 mVPP mVPP BUS (Pins 11- 12 - 13) CLK Frequency Range CLK Width Low 200 0 2 MHz ns tCWH CLK Width High 200 ns tCSWL CSN Width Low maxHZ* x 4 µs tCSWH CSN Width High maxHZ* x 4 µs tDCLH DATA Valid to CLK High 100 ns tCLD CLK High to DATA Unvalid 100 ns tCLCSL CLK Valid to CSN Low 100 ns tCSLCLL CSN Low to CLK Low 100 ns tCLHCSH CLK High to CSN High 100 ns tCSHCL CSN High to CLK Unvalid 100 ns 5730-05.TBL fCLK tCWL * maxHZ is the maximum horizontal zoom factor that is used Figure 1 DATA t CLCSL t CLD CLK t CSHCL t CLCSL t CWL t CSLCLL CSN t CWH t CLHCSH 5730-03.EPS t DCLH t CSWL t CSWH 5/19 STV5730 TYPICAL PAL/NTSC/SECAM APPLICATION LUMA FILTER (see Note 1) +5V TRANSLUCENT MODE R1 68Ω 220nF 220nF 28 2 27 3 26 4 5 6 7 8 9 XTAL x 4fsc 10 TO MICRO 180 Ω 1 CHROMA TRAP 25 S T V 5 7 3 0 24 23 +5V 22 +5V 21 CHROMA BP FILTER (see Note 1) 20 19 11 18 12 17 13 16 14 15 (see Note 3) +5V 68Ω 180 Ω Ext. 4 fsc OSC IN (see Note 2) +5V 39pF CSYNC (IN or OUT) 10µH 39pF 220pF 22nF 22k Ω 4.3k Ω CVBS IN (se e note 4) BAT42 CVBS OUT 2.2µF +5V 180 Ω 68Ω EXTERNAL RGB TEXT INSERTION (SCART) +5V 180 Ω 68Ω +5V Analog Ground Notes : 1. 2. 3. 4. 6/19 Optional filter. For low cost applications, short circuit. The 4fsc (17.734MHz PAL, 14.318MHz NTSC) crystal may be ommited if this signal is already available in a system. External bias level can be set by resistor ratio as required. The level at pins LECHAR and LESCREEN must not exceed 3.0 Vdc. Output impedance of the driving stage should be less than 300Ω. 5730-04.EPS Digital Ground 180 Ω 68Ω STV5730 FUNCTIONAL DESCRIPTION The STV5730 operates in ”mixed mode” or ”full page mode” : - Mixed mode : the device is line locked to the incoming CVBS signal. The text is superimposed over the CVBS input either in B&W or translucent. It may also be superimposed in color by using the R/G/B outputs. - Full page mode : the device generates a colored PAL or NTSC CVBS output and simultaneous R/G/B outputs.Both ”normal full page” and ”video full page” modes are supported by the STV5730. In the ”normal full page” the screen background is uniformely colored, while the ”video full page” mode permits to display the unlocked VIDEO IN signal in the screen background area. It performs the following text features : - Page composition : 11 rows X 28 characters - Number of displayed characters : 308 (max) - Character composition : 12 dots X 18 lines - ROM character set : 128 user definable characters - Screen display positions : 58 horizontal positions, 63 vertical positions - Row position offset , each row : Xoffset from 0 to +15, Yoffset from -17 to +17 - Display enable : each row or page - Character color : 1 out of 8, each character - Character backgroundcolor : 1 out of 8, character and page enabled or set identical to character color - Character border color : 1 out of 8, row enabled or set identical to character color - Page background color : 1 out of 8 - Zoom : 3 independantzoom factors for rows 0, 1 to 9 and 10. - Zoom factors : four independant X and Y zoom factors - Blink : character and page enabled - Blink frequency : 0.5 or 1.0 second - Blink duty cycle : 0.25, 0.5 or 0.75 1 - THE INTERNAL RAM BUFFER It stores the page (i.e. the text definition) and the row attributes. 1.1 - Page The page includes 11 row buffers, numbered from 0 to 10. Each row buffer includes 28 characters, numbered from 0 to 27. The characters may be written one by one by the microprocessor for random access. They also may be written sequentially, starting with any character address. 1.2 - Character Format and Attributes 11 BE 10 R 9 G 8 B 7 BK 6 0 CHARACTER CODE CHARACTER CODE : 1 character out of 128 from the character ROM BK : BK=0 : character blink disabled BK=1 : character blink enabled R/G/B : Character color : 000 black 001 blue 010 green 011 cyan 100 red 101 magenta 110 yellow 111 white BE : BE=0 : the character background is disabled BE=1 : the character background is enabled 7/19 STV5730 1.3 - Row Attributes There are 11 row attributes, numbered from 0 to 10. They may be written one by one or sequentially. The row attribute format is as follows : 11 8 HPOS OFFSET 7 RE 6 FBE 5 0 VPOS OFFSET VPOS OFFSET : the MSB is the sign bit (0 : positive, 1 : negative). If the offset is positive (from 0 to +17), then the corresponding number of lines are added on top of the row (i.e. it moves downwards). These extra lines are colored according to the character background rules. If the offset is negative (from -1 to -17), then the corresponding number of lines are subtracted from the display of the row. FBE : FBE=0 : the characters are displayed without border FBE=1 : the characters are displayed with border RE : RE=0 : the characters of the row are not displayed. They are replaced by the page background color. RE=1 : the characters of the row are displayed. HPOS OFFSET : The display of the row is shifted to the right by the corresponding number of pixels (from 0 to 15). 1.4 - The Control Registers There are 5 registers for microprocessor control. They can be written individually or sequentially : - the ZOOM register address : 12 - the COLOR register 13 - the CONTROL register 14 - the POSITION register 15 - the MODE register 16 1.4.1 - Zoom Register 11 VZb1 HZt[1:0] VZt[1:0] 10 VZb0 9 HZb1 8 HZb0 7 VZm1 6 VZm0 5 HZm1 4 HZm0 3 VZt1 2 VZt0 1 HZt1 0 HZt0 : Top row horizontal zoom factor (ie row 0) HZt[1:0] = 00 : 1 pixel per character dot 01 : 2 pixels per character dot 10 : 3 pixels per character dot 11 : 4 pixels per character dot : Top row vertical zoom factor VZt[1:0] = 00 : 1 pixel per character line 01 : 2 pixels per character line 10 : 3 pixels per character line 11 : 4 pixels per character line HZm[1:0] : Same as HZt[1:0], for middle rows (ie rows 1 to 9) VZm[1:0] : Same as VZt[1:0], for middle rows HZb[1:0] : Same as HZt[1:0], for bottom row (ie row 10) VZb[1:0] : Same as VZt[1:0], for bottom row The output of this register is synchronized by the horizontal synchronism. The RESET message clears this register. 8/19 STV5730 1.4.2 - Color Register (page attributes) 11 R SBC FBC BCC 10 G SBC 9 B 8 R 7 G FBC 6 B // // 2 R 1 G BCC 0 B 3 C3 2 C2 1 C1 0 C0 // : screen background color : character border color : character background color The output of this register is synchronized by the horizontal synchronism. 1.4.3 - Control Register 11 C11 C0 10 C10 9 C9 8 C8 7 C7 6 C6 5 C5 4 C4 : C0 = 0 C0 = 1 : C1 = 0 C1 = 1 : C2 = 0 C2 = 1 : C3 = 0 : mixed mode : full page mode C1 : the character background is controlled by BE (see character word description) : all displayed character backgrounds are disabled C2 : display off : display on C3 : the characters are colored according to the character attribute and the color register values (i.e. CBACKG and CBORD) C3 = 1 : the character foreground, border and background colors are all set to the character attribute value (see paragraph 1.2). This option is mainly intended for full page mode, CVBS or Y/C output C4 : C4 = 0 : 1.0 second blinking period C4 = 1 : 0.5 second blinking period C[6:5] : C[6:5] = 00 : blinking off 01 : 0.75 blinking duty cycle 10 : 0.5 blinking duty cycle 11 : 0.25 blinking duty cycle C7 : C7 = 0 an external input composite sync is taken from the CSYNC pin C7 = 1 the sync is extracted by the STV5730.The currently active sync is output on the CSYNC pin C8 : C8 = 0 : the standard is NTSC, 60Hz C8 = 1 : the standard is PAL or SECAM with M6 = 0, 50Hz C9 : C9 = 0 : character color encoding is disabled C9 = 1 : character color encoding is enabled C10 : C10 = 0 : the luminance levels are generated internally C10 = 1 : the luminance levels are provided by the LESCREEN and LECHAR input pins. C11 : C11 = 0 : Video Full Page Mode. A stable full page mode text is displayed while the screen background is the unlocked video input signal. C11 = 1 : Normal full page mode is active. The output of this register is synchronized by the horizontal sync (except C7). The RESET message clears this register. 9/19 STV5730 1.4.4 - Position Register 11 6 5 0 VERTICAL POSITION HORIZONTAL POSITION VERTICAL POSITION HORIZONTAL POSITION Any value from 6 to 63 Any value from 1 to 63 1.4.5 - Mode Register 11 M11 10 M10 9 M9 8 M8 7 M7 6 M6 5 M5 4 M4 3 M3 2 M2 1 M1 0 M0 M0 : M0 = 0 : the BAR pin is disabled M0 = 1 : the BAR pin has an action on the line PLL M1 : M1 = 0 : the missing sync pulses are not detected M1 = 1 : the missing sync pulses are detected M2 : M2 = 0 : the MUTE pin is forced to 0 M2 = 1 : the MUTE pin delivers the internal MUTE signal M3 : M3 = 0 : the MUTE time constant is 8 lines M3 = 1 : the MUTE time constant is 32 lines M4 : M4 = 0 : the sync is not re-inserted M4 = 1 : the sync is re-inserted for improved text stability M5 : M5 = 0 : the gain of pins VIDEO OUT1 & VIDEO OUT2 is 0dB. M5 = 1 : the gain of pins VIDEO OUT1 & VIDEO OUT2 is 6dB. M6 : M6 = 0 : the color encoder is enabled (PAL or NTSC) M6 = 1 : the color encoder is disabled (B&W or SECAM) M7 : M7 = 0 : the VIDEO OUT2 pin outputs the VIDEO IN signal M7 = 1 : the VIDEO OUT2 pin outputs the composite sync M8 : M8 = 0 : the VIDEO OUT2 pin is in high impedance state M8 = 1 : the VIDEO OUT2 pin is in low impedance state M9 : This Mode bit has to be kept at a low level. M10 : M10 = 0 : No delay compensation M10 = 1 : It enables the delay compensation of the internal sync extractor. M11 : M11 = 0 : The mute signal output is synchronized on vertical sync in order to limit its transitions. M11 = 1 : The mute signal is not synchronized on vertical sync thus accelerating the VIDEO IN presence detection (useful in full page mode). 2 - THE MICROPROCESSOR SERIAL INTERFACE The STV5730 is down loaded by the microprocessor through a three wire serial interface : DATA, CLK, CSN. The CLK and CSN signals are internally ORed in order to validate the transfer when the STV5730 is chip selected only (i.e. CSN = 0). The CSN rising edge validates the internal data transfer. 2.1 - Message Formats (see Figure 2) 16-bit, 8-bit and 0-bit formats are available. The 8-bit and 0-bit message formats may be useful to speed up the STV5730 down loading. 15 0 0 0 12 0 11 8 BUF[11:8] 7 6 STRU[7:6] 5 0 4 0 DEPL[4:0] ADDRESS This 16-bit address message loads the serial interface write pointer. This address is incremented after each data message. 15 0 0 0 12 1 11 0 DATA[11:0] This 16-bit data message writes the data at the location indicated by the write pointer. 10/19 DATA STV5730 7 0 DATA[7:0] DATA This 8-bit data message writes the data at the location indicated by the write pointer. The 4-bit data MSB is copied from the last previous 16-bit data message. The 0-bit data message writes a data at the location indicated by the write pointer. The last data is used from the previous 8-bit or 16-bit data message. 15 0 0 1 12 0 11 0 don’t care CONTROL This 16-bit control message stops the 4*fsc quartz oscillator. 15 0 0 1 12 1 11 0 don’t care CONTROL This 16-bit control message resets the circuit and starts the 4*fsc quartz oscillator. This message should not be used if an external 4 x fsc clock is used instead of the quartz. It is mandatory that reset operation is as described in paragraph 2.3. Figure 2 15 14 13 12 2 1 0 DATA 16-BIT MESSAGE CLK CSN 7 6 5 4 3 2 1 0 DATA CLK 8-BIT MESSAGE CSN DATA 0-BIT MESSAGE 5730-05.EPS CLK CSN 2.2 - The Write Pointer As described in the ”message format” paragraph, an address consists of three fields : STRU[7:6], BUF[11:8], DEPL[4:0]. The STRU[7:6] field indicates whether it is a PAGE address or a ROW ATTRIBUTE / REGISTER address. It also determines the address incrementation scheme. - STRU[7:6] = 00 : It is a PAGE address. BUF provides the row number (from 0 to 10) and DEPL provides the character number (from 0 to 27). DEPL is incre- mented after each data message. When the write of a row is completed, the write pointer is automatically set to the next row first character. - STRU[7:6] = 01 : It is also a PAGE address but the incrementation scheme is a bit different : when the write of a row is completed, the write pointer is automaticallyset to the first character of the same row. - STRU[7:6] = 11 : It is a row attribute or a register address. The BUF field must be set to 0000 and the DEPL field is incremented after each data access. 11/19 STV5730 2.2.1 - Address Map PAGE : ROW 0 ROW 1 ......... ROW 10 : : : : STRU[7:6] = 0 or 1 - BUF[11:8] = 0 - DEPL[4:0] from 0 to 27 STRU[7:6] = 0 or 1 - BUF[11:8] = 1 - DEPL[4:0] from 0 to 27 ................. ..................... ................ STRU[7:6] = 0 or 1 - BUF[11:8] = 10 - DEPL[3:0] from 0 t0 27 ROW ATTRIBUTES : STRU[7:6] = 11 - BUF[11:8] = 0 - DEPL[4:0] from 0 to 10 REGISTERS : STRU[7:6] = 11 - BUF[11:8] = 0 DEPL[4:0] = 12 for ZOOM register, 13 for COLOR register, 14 for CONTROL register, 15 for POSITION register, 16 for MODE register by the STV5730 (if C7 control bit is set) or provided by the application in a composite form on the CSYNC pin (if C7 control bit is cleared). The STV5730 separates the vertical sync from the composite synchronism. The STV5730 PLL features built-in protection mechanisms against missing and parasitichorizontal sync pulses. These mechanisms are activated once the loop is locked. The STV5730 PLL is also insensitive to the head switching disturbing the synchronism in the VTR applications (playback). The missing pulses may be detected.The M1mode bit enables the detection. In addition, the BAR input pin is available to enter a signal that forces the PLL in free run mode. This capability may be used for search mode in VTRs, to improve the loop robustness against the noise bar. The BAR input is enabled by the M0 mode bit. 2.3 - Initialization and Down-loading Sequence It is important that the STV5730 is correctly reset and initialized after the circuit is powered prior to any writing. This routine is shown in Figure 3. The two initialization bytes (00db 1000) must procede the reset instruction (x2) every time it is transmitted. Figure 3 RESET & INITIALIZE 3000H 3000H 00dbH 1000H Set Control Registers * Zoom * Color * Control * Position * Mode 3.2 - Horizontal Sync Re-insertion This mechanism is of interest in mixed mode, to cancel the text horizontal jitter when the sync signal is too bad. It is activated by the M4 mode bit and must be turned off in full page mode. The active part of the line is protected against parasitic sync insertion. The modified sync is active on all output pins (ie CSYNC if C7 is set, VIDEO OUT1, VIDEO OUT2). A jitter greater than 0.42usec cannot be cancelled. An ease use of the synchronism re-insertion capability is to have it always active in mixed mode. Set Row Attributes * 0 to 10 Set RAM Attributes i.e. TEXT PAGE Next Page Write STOP 3 - THE LINE LOCKED PLL The PLL frequency is 504 * fH = 7.875MHz. 3.1 - Mixed Mode Behavior In mixed mode, the internal PLL is line locked to the incoming CVBS signal. The sync is either extracted 12/19 5730-14.EPS * Write Pointer * Data * etc. 3.3 - Full Page Mode Behavior In this case, the PLL is locked on an internal64usec reference derived from the 4*fsc quartz. The STV5730 generates a non interlace output. 4 - MUTE The STV5730 monitors the sync to determine whether it is a stable signal or not. MUTE = high : no stable signal MUTE = low : stable CVBS input signal STV5730 5 - THE LUMA GENERATION The luma signal is generatedby the STV5730 from timing information created by the character and video timing generators and voltage levels created by the internal bias level generator or entered on the LESCREEN and LECHAR pins (as selected by the C10 control bit). The luma signal is output on the YOUT pin to allow the user to notch filter it. It is then re-input on the YIN pin. YOUT and YIN may be connectedtogether for minimal cost applications. 5.1 - Internal Bias Mode This mode is intended for minimal cost applications. C10 must be cleared. The luma levels of the OSD output signal are as follows : - LEBLACK : black level nominal value : 1.25V ± 20mV - LESYNC : sync level nominal value : LEBLACK - 300mV - LESCREEN : page background level nominal value : LEBLACK + 150mV - LECHAR : character level nominal value : LEBLACK + 550mV LEBLACK is also used to clamp the VIDEO IN signal and to create the character border. 5.2 - External Bias Mode This mode is intended to give more flexibility to the user. C10 must be set. The LESCREEN and LECHAR levels may be user defined relatively to the internal LEBLACK level. The final luma amplitude should not be greater than the peak white level. These levels may be static or dynamic. Dynamic levels can be easily generated by analog sum of the R/G/B and CO STV5730 outputs (a few resistors are necessary) to give grey scale character shading in the mixed mode. C0 is useful to control the character foreground luma level. 6 - THE CHROMA GENERATION The STV5730 encoder is operates in full page mode only. It may perform PAL or NTSC encoding according to the C8 control bit. A 4*fsc chroma quartz crystal is necessary (fsc = 4.43MHz for PAL, 3.58MHz for NTSC). The encoder can be turned off by the M6 mode bit for black & white or for SECAM applications. The character encoding is controlled by the C9 control bit. The chroma signal is output on the COUT pin for external filtering and for attenuationif necessary. It is then re-entered on the CIN pin and added to the YIN pin signal to create the final CVBS output signal. The chroma saturation is controlled by the STV5730 : - burst nominal amplitude : 360mVPP - blue or yellow colors nominal amplitude : 360mVPP - red, magenta, green or cyan colors nominal amplitude : 520mVPP 7 - THE MARKERS The STV5730 can generate 3 different markers that can be activated simultaneously (i.e. on the same page). The following marker features are performed : - Blinking character, character background off. The character foreground blinks (BK = 1, BE = 0 or C1 = 1). - Not blinking character, character background on (C1 = 0, BE = 1). - Blinking character, character background on. The character foreground blinks and the character background remains (BK = 1, BE = 1, C1 = 0). 8 - THE TRANSLUCENT MIXED MODE Figure 4 : The Translucent Mixed Mode Output Configuration VIDEO OUT1 1 R1 S R2 VIDEO OUT2 28 disable 5730-06.EPS The MUTE search time constant may be either 8 lines or 32 lines, according to the M3 mode bit. The signal that is delivered to the MUTE output pin is synchronized on the vertical sync if M11 is cleared. It is forced low if the M2 mode bit is low. This signal may be monitored by the microprocessor to switch the STV5730 from mixed mode to full page mode and vice versa (using the C0 control bit). STV5730 The VIDEO OUT1 and VIDEO OUT2 outputs may be summed via two external resistors to create a translucent text (mixed mode). In this case, the background picture is still visible behind the text. The background picture visibility (or level of translucence is controlled by the resistor ratio. Another benefit from this function is to allow PAL/SECAM/NTSC multistandard applications to 13/19 STV5730 be built with no SECAM chroma re-insertion filter and no additional control switches. The sum may be cancelled by setting the M8 mode bit. In this case, the VIDEO OUT2 pin is in high impedance state and the resistor network delivers VIDEO OUT1 only. When using the resistor network, please set M8 in the following cases : - in full page mode - when OSD in not displayed - to select opaque text. This allows the viewer to select by software the preferred display mode. without colored background. Presence detection is permanently active to keep the microcontroller informed of the input signal quality. The information is delivered by the MUTE pin. This information can be used by the microcontroller to force the STV5730 into the mixed mode (set C0 low) when the input signal becomes good enough. In the video full page mode, it can be usefull to set the M11 (mode register) bit high, so that the mute signal is not synchronized on the vertical sync, thus accelerating the VIDEO IN presence detection. The DC levels of the VIDEO OUT1, VIDEO OUT2 and the sum signals are high enough to directly drive a NPN emitter follower driver (see Table 1). 10 - S-VHS APPLICATION (see Figure 5) The STV5730 can be used in S-VHS applications easily. The Y signal must be delivered to the VIDEO IN input. The VIDEO OUT1 output then delivers a Y + text signal, whilst the VIDEO OUT2 delivers the Y input signal, provided that the CIN input is connected to a bias DC level. An external switch must be used to select the C signal in mixed mode or the COUT output signal in full page mode. In mixed mode the chroma signal (C) can be externally attenuated (multistandard translucent operation) or killed (PAL/NTSC opaque operation only) during the character gate controlled by the fast blanking signal. 9 - VIDEO FULL PAGE MODE In addition to the normal full page mode in which a uniformely colored screen background is generated, the STV5730 is able to support a ”video full page mode”. Normal and video full page mode are selected by the control bit C11 (respectively set high and low). By using the video full page mode the channel capture operation can be easily monitored on the screen since the signal at the VIDEO IN input is displayed, unlocked, in the screen background area ; the text being stable and colored, with or Table 1 MIXED MODE FULL PAGE PAL/NTSC TRANSLUCENT PAL/NTSC/SECAM OPAQUE PAL/NTSC VIDEO OUT1 CVBS (OSD) VIDEO IN or Text VIDEO IN or Text VIDEO OUT2 High impedance VIDEO IN High Impedance S CVBS (OSD) VIDEO IN or R2 x Text + R1 x VIDEO IN R1 + R 2 VIDEO IN or Text Figure 5 : S-VHS Input/OutputConfiguration STV5730 R1 Y 2 VIDEO IN VIDEO OUT1 1 VIDEO OUT2 28 R2 INTERNAL BIAS YOSD Full page mode Y or Text R 2 Text R 1 * Y or R1 R2 Opaque mixed mode * Y Translucent mixed mode FP 23 CIN COUT 22 FB OPTIONAL FILTER MM EXTERNAL SWITCH C C 14/19 CHARACTER GATED ATTENUATOR Mixed Mode (MM) Full Page Mode (FP) 5730-07.EPS 15 STV5730 11 - THE CVBS OUTPUT PICTURE The following tables show the picture design in CVBS output mode (VIDEOout1 analog output pin) according to : - Blink on/off (BK character attribute & C[6:5] control bits) - Character background on/off (BE character attribute & C1 control bit) - Character border on/off (FBE row attribute) 11.1 - Mixed Mode CHARACTER FOREGROUND CHARACTER BORDER if on Not Blinking and Char Backg off LECHAR LEBLACK Not Blinking and Char Backg on LECHAR LEBLACK CHARACTER BORDER if off CHARACTER PAGE BACKGROUND BACKGROUND video LESCREEN Blinking and Char Backg off video video Blinking and Char Backg on LESCREEN video 11.2 - Full Page Mode CHARACTER FOREGROUND CHARACTER BORDER if on Not Blinking and Char Backg off LECHAR + CCHAR LEBLACK + CBORD Not Blinking and Char Backg on LECHAR + CCHAR LEBLACK + CBORD Blinking and Char Backg off Blinking and Char Backg on CHARACTER BORDER if off CHARACTER PAGE BACKGROUND BACKGROUND LESCREEN + CSCREEN LESCREEN + CBACKG LESCREEN + CSCREEN LESCREEN + CSCREEN LESCREEN + CBACKG LESCREEN + CSCREEN CCHAR is a character attribute. C3 = 0 : CSCREEN, CBACKG and CBORD are page attributes, defined by the color register. C3 = 1 : CSCREEN is defined by the color register. CBACKG and CBORD are identical to CCHAR and thus are character attributes. 15/19 STV5730 12 - THE R/G/B OUTPUT PICTURE The following tables show the picture design in R/G/B output mode, according to : - Blink on/off (BK character attribute & C[6:4] control bits) - Character background on/off (BE character attribute & C1 control bit) - Character border on/off (FBE row attribute) - C3 = 0 : CSCREEN, CBACKG and CBORD are page attributes, defined by the color register. - C3 = 1 : CSCREEN is defined by the color register. CBACKG and CBORD are identical to CCHAR and thus are character attributes. It is recommended to use CO output signal in this case. A R/G/B external switch must be controlled by the STV5730 FB output to perform the character insertion. C0 may be used as an additional character intensity signal. 12.1 - Mixed Mode CHARACTER FOREGROUND CHARACTER BORDER if on Not Blinking and Char Backg off CCHAR CBORD Not Blinking and Char Backg on CCHAR CBORD CHARACTER BORDER if off CHARACTER PAGE BACKGROUND BACKGROUND video CBACKG Blinking and Char Backg off video video Blinking and Char Backg on CBACKG video 12.2 - Full Page Mode CHARACTER FOREGROUND CHARACTER BORDER if on Not Blinking and Char Backg off CCHAR CBORD Not Blinking and Char Backg on CCHAR CBORD Blinking and Char Backg off Blinking and Char Backg on CHARACTER BORDER if off CHARACTER PAGE BACKGROUND BACKGROUND CSCREEN CBACKG CSCREEN CSCREEN CBACKG CSCREEN CCHAR is a character attribute. C3 = 0 : CSCREEN, CBACKG and CBORD are page attributes, defined by the color register. C3 = 1 : CSCREEN is defined by the color register. CBACKG and CBORD are identical to CCHAR and thus are character attributes. 16/19 STV5730 13 - STANDARD CHARACTERS The default device is delivered with a standard set of ROM based characters (see Figure 6) and masked pin polarities. The user can redefine the total character set (except for the character 0 (zero)). 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 5730-12.EPS Figure 6 17/19 STV5730 18/19 40H 41H 42H 43H 44H 45H 46H 47H 48H 49H 4AH 4BH 4CH 4DH 4EH 4FH 50H 51H 52H 53H 54H 55H 56H 57H 58H 59H 5AH 5BH 5CH 5DH 5EH 5FH 60H 61H 62H 63H 64H 65H 66H 67H 68H 69H 6AH 6BH 6CH 6DH 6EH 6FH 70H 71H 72H 73H 74H 75H 76H 77H 78H 79H 7AH 7BH 7CH 7DH 7EH 7FH 5730-13.EPS Figure 6 (continued) STV5730 PACKAGE MECHANICAL DATA 28 PINS - PLASTIC MICROPACKAGE L e s e3 a1 b b1 A C c1 E D 15 1 14 Dimensions Millimeters Typ. 0.1 0.35 0.23 Max. 2.65 0.3 0.49 0.32 Min. Inches Typ. 0.004 0.014 0.009 0.5 Max. 0.104 0.012 0.019 0.013 0.020 o 45 (typ.) 17.7 10 18.1 10.65 0.697 0.394 1.27 16.51 7.4 0.4 0.713 0.419 0.050 0.65 7.6 1.27 0.291 0.016 0.299 0.050 SO28.TBL A a1 b b1 C c1 D E e e3 F L S Min. PM-SO28.EPS F 28 o 8 (max.) Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics. 1994 SGS-THOMSON Microelectronics - All Rights Reserved Purchase of I2C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I2C Patent. Rights to use these components in a I2C system, is granted provided that the system conforms to the I2C Standard Specifications as defined by Philips. SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A. 19/19