TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 D D D Integrates Most Communications Card Functions From the IBM PC/AT or Compatibles With Single- or Dual-Channel Serial Ports TL16C451 Consists of One TL16C450 Plus Centronix Printer Interface TL16C452 Consists of Two TL16C450s Plus a Centronix-Type Printer Interface D D Fully Programmable Serial Interface Characteristics: – 5-, 6-, 7-, or 8-Bit Characters – Even-, Odd-, or No-Parity Bit Generation and Detection – 1-, 1 1/2-, or 2 Stop-Bit Generation – Programmable Baud Rate (dc to 256 kbit/s) Fully Double Buffered for Reliable Asynchronous Operation description The TL16C451 and TL16C452 provide single- and dual-channel (respectively) serial interfaces along with a single Centronix-type parallel-port interface. The serial interfaces provide a serial-to-parallel conversion for data received from a peripheral device or modem and a parallel-to-serial conversion for data transmitted by a CPU. The parallel interface provides a bidirectional parallel data port that fully conforms to the requirements for a Centronix-type printer interface. A CPU can read the status of the asynchronous communications element (ACE) interfaces at any point in the operation. The status includes the state of the modem signals (CTS, DSR, RLSD, and RI) and any changes to these signals that have occurred since the last time they were read, the state of the transmitter and receiver including errors detected on received data, and printer status. The TL16C451 and TL16C452 provide control for modem signals (RTS and DTR), interrupt enables, baud rate programming, and parallel-port control signals. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. IBM PC/AT is a trademark of International Business Machines Corporation. Copyright 1999, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 9 8 NC NC NC GND DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 GND VCC RTS0 DTR0 SOUT0 7 6 5 10 11 GND LPTOE ACK PE BUSY SLCT VCC ERROR GND GND GND GND GND GND GND CLK VCC TL16C451 . . . FN PACKAGE (TOP VIEW) 4 3 2 1 68 67 66 65 64 63 62 61 60 NC 59 INT2 58 SLIN 57 INIT 12 13 56 AFD 55 STB 14 15 54 GND 53 PD0 16 17 52 PD1 51 PD2 18 19 50 PD3 49 PD4 20 21 23 48 PD5 47 PD6 24 46 PD7 25 45 INT0 44 BDO 22 26 NC – No internal connection 2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SIN0 GND GND GND CTS0 RLSD0 RI0 DSR0 CS0 A2 A1 A0 IOW IOR CS2 RESET VCC 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 GND RLSD1 GND RI1 DSR1 CLK CS1 GND LPTOE ACK PE BUSY SLCT VCC ERROR SIN1 GND TL16C452 . . . FN PACKAGE (TOP VIEW) 9 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61 60 INT1 59 INT2 10 11 58 SLIN 57 INIT 12 13 56 AFD 55 STB 14 15 54 GND 53 PD0 16 17 52 PD1 51 PD2 18 19 50 PD3 49 PD4 20 21 23 48 PD5 47 PD6 24 46 PD7 25 45 INT0 44 BDO 22 26 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SIN0 GND GND 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 GND CTS0 RLSD0 RI0 DSR0 CS0 A2 A1 A0 IOW IOR CS2 RESET VCC SOUT1 DTR1 RTS1 CTS1 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 GND VCC RTS0 DTR0 SOUT0 3 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 TL16C451 functional block diagram TL16C451 28 31 29 30 41 32 14 – 21 CTS0 DSR0 RLSD0 RI0 SIN0 CS0 8 DB0 – DB7 35 – 33 36 37 39 4 3 A0 – A2 IOW IOR RESET CLK ACE 1 24 25 26 45 RTS0 DTR0 SOUT0 INT0 8 Select and Control Logic 44 BDO 8 63 65 66 67 68 1 38 ERROR SLCT BUSY PE ACK LPTOE CS2 Parallel Port Parallel Port 53 – 46 57 56 55 58 59 8 PD0 – PD7 INIT AFD STB SLIN INT2 TL16C452 functional block diagram TL16C452 28 31 29 30 41 32 14 – 21 CTS0 DSR0 RLSD0 RI0 SIN0 CS0 8 DB0 – DB7 8 CTS1 DSR1 RLSD1 RI1 SIN1 CS1 A0 – A2 IOW IOR RESET CLK ERROR SLCT BUSY PE ACK LPTOE CS2 4 3 35 – 33 36 37 39 4 Select and Control Logic 13 5 8 6 62 3 ACE 1 24 25 26 45 RTS0 DTR0 SOUT0 INT0 ACE 2 12 11 10 60 RTS1 DTR1 SOUT1 INT1 44 BDO 8 63 65 66 67 68 1 38 POST OFFICE BOX 655303 Parallel Port 53 – 46 57 56 55 58 59 • DALLAS, TEXAS 75265 8 PD0 – PD7 INIT AFD STB SLIN INT2 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 Terminal Functions TERMINAL NAME† NO. I/O DESCRIPTION A0 A1 A2 35 34 33 I Register select. A0, A1, and A2 are used during read and write operations to select the register to read from or write to. Refer to Table 1 for register addresses, also refer to the chip select signals (CS0, CS1, CS2). ACK 68 I Printer acknowledge. ACK goes low to indicate that a successful data transfer has taken place. It generates a printer port interrupt during its positive transition. AFD 56 I/O Printer autofeed. AFD is an open-drain line that provides the printer with a low signal when continuous-form paper is to be autofed to the printer. An internal pullup is provided. BDO 44 O Bus buffer output. BDO is active (high) when the CPU is reading data. When active, this output can disable an external transceiver. BUSY 66 I Printer busy. BUSY is an input line from the printer that goes high when the printer is not ready to accept data. CLK 4 I/O CS0 CS1 [VCC] CS2 32 3 38 I Chip selects. Each chip select enables read and write operations to its respective channel. CS0 and CS1 select serial channels 0 and 1, respectively, and CS2 selects the parallel port. CTS0 CTS1 [GND] 28 13 I Clear to send. CTSx is an active-low modem status signal. Its state can be checked by reading bit 4 (CTS) of the modem status register. Bit 0 (DCTS) of the modem status register indicates that this signal has changed states since the last read from the modem status register. If the modem status interrupt is enabled when CTSx changes state, an interrupt is generated. 14 – 21 I/O Data bus. Eight 3-state data lines provide a bidirectional path for data, control, and status information between the TL16C451/TL16C452 and the CPU. DB0 is the least significant bit (LSB). DSR0 DSR1 [GND] 31 5 I Data set ready. DSRx is an active-low modem status signal. Its state can be checked by reading bit 5 (DSR) of the modem status register. Bit 1 (DDSR) of the modem status register indicates that this signal has changed states since the last read from the modem status register. If the modem status interrupt is enabled when the DSRx changes state, an interrupt is generated. DTR0 DTR1 [NC] 25 11 O Data terminal ready. DTRx, when active (low), informs a modem or data set that the ACE is ready to establish communication. DTRx is placed in the active state by setting the DTR bit of the modem control register. DTRx is placed in the inactive state either as a result of a reset or during loop mode operation or clearing bit 0 (DTR) of the modem control register. ERROR 63 I Printer error. ERROR is an input line from the printer. The printer reports an error by holding this line low during the error condition. INIT 57 I/O Printer initialize. INIT is an open-drain line that provides the printer with a signal that allows the printer initialization routine to be started. An internal pullup is provided. INT0 INT1 [NC] 45 60 O Interrupt. INTx is an active-high 3-state output that is enabled by bit 3 of the MCR. When active, INTx informs the CPU that the ACE has an interrupt to be serviced. Four conditions that cause an interrupt to be issued are: a receiver error, received data is available, the transmitter holding register is empty, and an enabled modem status interrupt. The INTx output is reset (low) either when the interrupt is serviced or as a result of a reset. INT2 59 O Printer port interrupt. INT2 is an active-high 3-state output generated by the positive transition of ACK. It is enabled by bit 4 of the write control register. IOR 37 I Data read strobe. When IOR input is active (low) while the ACE is selected, the CPU is allowed to read status information or data from a selected ACE register. IOW 36 I Data write strobe. When IOW input is active (low) while the ACE is selected, the CPU is allowed to write control words or data into a selected ACE register. 1 I Parallel data output enable. When low, LPTOE enables the write data register to the PD0 – PD7 lines. A high puts the PD0 – PD7 lines in the high-impedance state allowing them to be used as inputs. LPTOE is usually tied low for printer operation. DB0 – DB7 LPTOE External clock. CLK connects the ACE to the main timing reference. † Names shown in brackets are for the TL16C451. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 Terminal Functions (continued) TERMINAL NAME† NO. I/O DESCRIPTION 53 – 46 I/O Parallel data bits (0 – 7). These eight lines provide a byte-wide input or output port to the system. The eight lines are held in a high-impedance state when LPTOE is high. PE 67 I Printer paper empty. This is an input line from the printer that goes high when the printer runs out of paper. RESET 39 I Reset. When active (low), RESET clears most ACE registers and sets the state of various output signals. Refer to Table 2. RI0 RI1 [GND] 30 6 I Ring indicator. RIx is an active-low modem status signal. Its state can be checked by reading bit 6 (RI) of the modem status register. Bit 2 (TERI) of the modem status register indicates that the RIx input has transitioned from a low to a high state since the last read from the modem status register. If the modem status interrupt is enabled when this transition occurs, an interrupt is generated. RLSD0 RLSD1 [GND] 29 8 I Receive line signal detect. RLSDx is an active-low modem status signal. Its state can be checked by reading bit 7 of the modem status register. Bit 3 (DRLSD) of the modem status register indicates that this signal has changed states since the last read from the modem status register. If the modem status interrupt is enabled when RLSDx changes state, an interrupt is generated. This bit is low when a data carrier is detected. RTS0 RTS1 [NC] 24 12 O Request to send. When active (low), RTSx informs the modem or data set that the ACE is ready to transmit data. RTSx is set to its active state by setting the RTS modem control register bit and is set to its inactive (high) state either as a result of a reset or during loop mode operations or by clearing bit 1 (RTS) of the modem control register. SIN0 SIN1 [GND] 41 62 I Serial input. SINx is a serial data input from a connected communications device. SLCT 65 I Printer selected. SLCT is an input line from the printer that goes high when the printer has been selected. SLIN 58 I/O Printer select. SLIN is an open-drain line that selects the printer when it is active (low). An internal pullup is provided on this line. SOUT0 SOUT1 [NC] 26 10 I Serial output. SOUTx is a composite serial data output to a connected communication device. SOUTx is set during a reset. STB 55 I/O Printer strobe. STB is an open-drain line that provides communication synchronization between the TL16C451/TL16C452 and the printer. When it is active (low), it provides the printer with a signal to latch the data currently on the parallel port. An internal pullup is provided on this line. VCC 23,40, 64 GND 2,7,9 22,27,42, 43,54,61 PD0 – PD7 5-V supply voltage Supply common † Names shown in brackets are for the TL16C451. 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC (see Note 1 ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to 7 V Input voltage range at any input, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to 7 V Output voltage range, VO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to 7 V Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1100 mW Operating free-air temperature range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 °C to 70 °C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65 °C to 150 °C Case temperature for 10 seconds, TC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260 °C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to GND. recommended operating conditions Supply voltage, VCC MIN NOM 4.75 5 UNIT 5.25 V V – 0.5 VCC 0.8 0 70 °C High-level Input voltage, VIH 2 Low-level Input voltage, VIL MAX Operating free-air temperature, TA V electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) PARAMETER VOH TEST CONDITIONS MIN IOH = – 0.4 mA on DB0 – DB7 IOH = – 2 mA to 4 mA on PD0 – PD7 High level output voltage High-level TYP† MAX 24 2.4 IOH = – 0.2 mA on INIT, AFD, STB, and SLIN IOH = – 0.2 mA on all other outputs UNIT V IOL = 4 mA on DB0 – DB7 IOL = 12 mA on PD0 – PD7 VOL Low-level output voltage IOL = 10 mA on INIT, AFD, STB, and SLIN (see Note 2) 0.4 V ± 10 µA ± 20 µA 10 mA IOL = 2 mA on all other outputs IIkg Ik Input leakage current VCC = 5.25 V,, VI = 0 to 5.25 V, VSS = 0,, All other terminals floating Ioz High-impedance output current VCC = 5.25 V, VSS = 0, VO = 0 to 5.25 V, Chip selected and in write mode, or chip deselected ICC Supply current VCC = 5.25 V, VSS = 0, SIN, S DSR, S RLSD, S CTS, C S and RI at 2 V, All other in inputs uts at 0.8 0 8 V, V XTAL1 at 4 MHz MHz, No load on outputs, Baud rate = 50 kbit/s † All typical values are at VCC = 5 V, TA = 25 °C. NOTE 2: INIT, AFD, STB, and SLIN are open-collector output terminals that each have an internal pullup to VCC. This generates a maximum of 2 mA of internal IOL per terminal. In addition to this internal current, each terminal sinks at least 10 mA while maintaining the VOL specification of 0.4 V maximum. system timing requirements over recommended ranges of supply voltage and operating free-air temperature PARAMETER tcR FIGURE Cycle time, read (tw7 + td8 + td9) MIN 175 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 MAX UNIT ns 7 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 tcW tw1 Cycle time, write (tw6 + td5 + td6) 175 ns Pulse duration, clock↑ tw2 tw5 Pulse duration, clock↓ 1 50 ns 1 50 ns tw6 twRST Pulse duration, write strobe (IOW)↑ 2 80 ns Pulse duration, read strobe (IOR)↓ 3 80 ns 1000 ns tsu1 tsu2 Setup time, address (A0 – A2) valid before IOW↓ Setup time, chip select (CSx) valid before IOW↓ 2, 3 15 ns 2, 3 15 tsu3 th1 ns Setup time, data (D0 – D7) valid before IOW↑ 2 15 ns th2 th3 Hold time, address (A0 – A2) valid after IOW↑ 2, 3 20 ns Hold time, chip select (CSx) valid after IOW↑ 2, 3 20 ns td3 td4 Hold time, data (D0 – D7) valid before IOW↑ 2 15 ns Delay time, write cycle (IOW)↑ to IOW↓ 2 80 ns Delay time, read cycle (IOR)↑ to IOR↓ 3 80 ns Pulse duration, reset system switching characteristics over recommended ranges of supply voltage and operating free-air temperature PARAMETER FIGURE TEST CONDITIONS td5 td6 Delay time, data (D0 – D7) valid before read (IOR)↑ 3 CL = 100 pF Delay time, floating data (D0 – D7) valid after read (IOR)↑ 3 CL = 100 pF tdis(R) Read to driver disable, IOR↓ to BD0↓ 3 CL = 100 pF MIN 0 MAX UNIT 60 ns 60 ns 60 ns receiver switching characteristics over recommended ranges of supply voltage and operating free-air temperature PARAMETER td7 FIGURE Delay time, RCLK↑ to sample clock↑ TEST CONDITIONS MIN 4 td8 Delay time time, stop (sample clock)↑ to set interrupt (INTRPT)↑ 4 td9 Delay time, read RBR/LSR (IOR)↑ to reset interrupt (INTRPT)↓ 4 MAX 100 1 CL = 100 pF 1 140 UNIT ns RCLK cycles ns transmitter switching characteristics over recommended ranges of supply voltage and operating free-air temperature PARAMETER FIGURE TEST CONDITIONS MIN MAX UNIT td10 time initial write THR (IOW)↑ to transmit start (SOUT)↓ Delay time, 5 8 24 baudout cycles td11 Delay time time, stop (SOUT) low to interrupt (INTRPT)↑ 5 8 8 baudout cycles td12 Delay time, write THR (IOW)↓ to reset interrupt (INTRPT) low 5 td13 Delay time, time initial write (IOW)↑ to THRE interrupt (INTRPT)↑ 5 td14 Delay time, read IIR (IOR)↑ to reset THRE interrupt (INTRPT) low 5 CL = 100 pF 16 CL = 100 pF 140 ns 32 baudout cycles 140 ns modem control switching characteristics over recommended ranges of supply voltage and operating free-air temperature PARAMETER td15 8 Delay time, write MCR (IOW)↑ to output (RTS, DTS)↓↑ POST OFFICE BOX 655303 FIGURE TEST CONDITIONS 6 CL = 100 pF • DALLAS, TEXAS 75265 MIN MAX UNIT 100 ns TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 td16 Delay time, modem input (CTS, DSR, RLSD)↑ to set interrupt (INTRPT) high 6 CL = 100 pF 170 ns td17 Delay time, read MSR (IOR)↑ to reset interrupt (INTRPT) low 6 CL = 100 pF 140 ns parallel port switching characteristics over recommended ranges of supply voltage and operating free-air temperature PARAMETER FIGURE TEST CONDITIONS Delay time, write parallel port control (SLIN, AFD, STB, INIT)↓↑ to output (IOW) high 7 CL = 100 pF 60 ns td19 td20 Delay time, write parallel port data (P0 – P7)↓↑ to output (IOW) high 7 CL = 100 pF 60 ns Delay time, output enable to data, PD0 – PD7 valid after LPTOE↓ 7 CL = 100 pF 60 ns td21 Delay time, ACK↓↑ to INT2↓↑ 7 CL = 100 pF 100 ns td18 MIN MAX UNIT PARAMETER MEASUREMENT INFORMATION tw1 CLK (9 MHz Max) 2V 0.8 V tw2 N CLK BAUDOUT (1/1) (see Note A) BAUDOUT (1/2) BAUDOUT (1/3) BAUDOUT (1/N) (N > 3) 2 Clock Cycles (N-2) Clock Cycles NOTE A: BAUDOUT is an internally generated signal used in the receiver and transmitter circuits to synchronize data. Figure 1. Baud Generator Timing Waveforms POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 9 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 PARAMETER MEASUREMENT INFORMATION 90% A0 – A2 Valid 10% 10% 90% CS0, CS1, CS2 Valid 10% 10% th2 t w5 th1 tsu2 tsu1 td3 IOW 90% 10% 10% tsu3 th3 90% D0 – D7 90% Valid Data Figure 2. Write Cycle Timing Waveforms A0 – A2 90% 10% Valid 90% 10% CS0, CS1, CS2 Valid 10% 10% th2 tsu2 tw6 th1 td4 tsu1 IOR 90% 10% 10% tdis(R) tdis(R) BDO 10% 10% td6 td5 90% D0 – D7 90% Valid Data Figure 3. Read Cycle Timing Waveforms 10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 PARAMETER MEASUREMENT INFORMATION RCLK (internal signal only same as BAUDOUT) td7 8 CLKs Sample Clock (internal signal only) Start SIN Data Bits 5 – 8 Parity Stop Sample Clock td8 INTRPT (RDR/LSI) 90% 10% td9 IOR (RD RBR/LSR) 10% Figure 4. Receiver Timing Waveforms SOUT 10% Start Data Bits 5 – 8 Parity td10 Start td11 90% INTRPT (THRE) Stop 50% 90% 50% 50% 10% td13 td12 td12 IOW (WR THR) 10% 10% 10% td14 IOR (RD IIR) 10% Figure 5. Transmitter Timing Waveforms POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 11 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 PARAMETER MEASUREMENT INFORMATION 90% IOW (WR MCR) 90% td15 td15 90% 90% RTS, DTR CTS, DSR, RLSD 10% td16 90% INTRPT (MODEM) 50% 50% td17 IOR (RD MSR) 10% td16 RI 50% Figure 6. Modem Control Timing Waveforms 50% IOW 50% td18 90% 10% SLIN, AFD, STB, INIT td19 90% 50% PD0 – PD7 10% td20 LPTOE 10% 90% ACK 10% td21 td21 90% INT2 10% Figure 7. Parallel Port Timing Waveforms 12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 APPLICATION INFORMATION Data Bus ACE and Printer Port Address Bus Serial Channel 0 Buffers 9-Pin D Conn Parallel Port R/C Net 25-Pin D Conn Control Bus Option Jumpers Figure 8. Basic TL16C451 Test Configuration Data Bus Dual ACE and Printer Port Address Bus Serial Channel 0 Buffers 9-Pin D Conn Serial Channel 1 Buffers 9-Pin D Conn Control Bus Parallel Port R/C Net Option Jumpers 25-Pin D Conn Figure 9. Basic TL16C452 Test Configuration POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 13 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 PRINCIPLES OF OPERATION Table 1. Register Selection DLAB† A2 A1 A0 0 L L L Receiver buffer (read), transmitter holding register (write) 0 L L H Interrupt enable register X L H L Interrupt identification register (read only) X L H H Line control register X H L L Modem control register X H L H Line status register X H H L Modem status register X H H H Scratch register 1 L L L Divisor latch (LSB) 1 L L H REGISTER Divisor latch (MSB) † The divisor latch access bit (DLAB) is the most significant bit of the line control register. The DLAB signal is controlled by writing to this bit location (see Table 3). Table 2. ACE Reset Functions RESET CONTROL REGISTER/SIGNAL Interrupt enable register RESET All bits cleared (0 – 3 forced and 4 – 7 permanent) Interrupt identification register RESET Bit 0 is set, bits 1 and 2 are cleared, and bits 3 – 7 are permanently cleared Line control register RESET All bits cleared Modem control register RESET All bits cleared Line status register RESET Bits 5 and 6 are set, all other bits are cleared Modem status register RESET Bits 0 – 3 are cleared, bits 4 – 7 are input signals SOUT RESET High INTRPT (receiver error flag) Read LSR/RESET Low INTRPT (received data available) Read RBR/RESET Low Read IIR/Write THR/RESET Low INTRPT (transmitter holding register empty) INTRPT (modem status changes) 14 RESET STATE Read MSR/RESET Low OUT2 (interrupt enable) RESET High RTS RESET High DTR RESET High OUT1 RESET High Scratch register RESET No effect Divisor latch (LSB and MSB) registers RESET No effect Receiver buffer registers RESET No effect Transmitter holding registers RESET No effect POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 PRINCIPLES OF OPERATION accessible registers The system programmer, using the CPU, has access to and control over any of the ACE registers that are summarized in Table 3. These registers control ACE operations, receive data, and transmit data. Descriptions of these registers are given in Table 3. Table 3. Summary of Accessible Registers REGISTER ADDRESS Bit No. 0 1 2 O DLAB = 0 O DLAB = 0 Receiver Buffer Register (Read Only) Transmitter Holding g Register (Write Only) RBR Data Bit 0† Data Bit 1 Data Bit 2 1 DLAB = 0 2 3 4 5 6 7 O DLAB = 1 1 DLAB = 1 Interrupt p Enable Register Interrupt p Ident. Register (Read Only) Line Control Register Modem Control Register Line Status Register Modem Status Register Scratch Register Divisor Latch (LSB) Latch (MSB) THR IER IIR LCR MCR LSR MSR SCR DLL DLM Data Bit 0 Enable Received ece ed Data Available Interrupt (ERBF) “0” If Interrupt Pending Word Length Select Bit 0 (WLSO) Data Terminal Ready (DTR) Data Ready (DR) Delta Clear to Send (DCTS) Bit 0 Bit 0 Bit 8 Data Bit 1 Enable a s e Transmitter Holding g Register g Empty Interrupt (ETBE) Interrupt ID Bit (0) Word Length g Select Bit 1 (WLS1) Request q to Send (RTS) Overrun Error (OE) Delta Data Set Ready (DDSR) Bit 1 Bit 1 Bit 9 Data Bit 2 Enable Receiver Line Status Interrupt (ELSI) Interrupt ID Bit (1) Number of Stop Bits (STB) Out 1 Parityy Error (PE) Trailing Edge Ring Indicator (TERI) Bit 2 Bit 2 Bit 10 0 Parity Enable (PEN) Out 2 (Interrupt Enable) Framing Error (FE) Delta Receive Li Line Signal Detect (DRLSD) Bit 3 Bit 3 Bit 11 0 Even Parityy Select (EPS) Loop B k Break Interrupt (BI) Clear to Send (CTS) Bit 4 Bit 4 Bit 12 0 Stick Parity 0 Transmitter Holding Register g (THRE) Data Set Ready (DSR) Bit 5 Bit 5 Bit 13 0 Set S Break Ring Indicator (RI) Bit 6 Bit 6 Bit 14 0 Divisor Latch Access Bit (DLAB) Receive Line Signal Detect (RLSD) Bit 7 Bit 7 Bit 15 3 Data Bit 3 Data Bit 3 Enable ode Modem Status Interrupt (EDSSI) 4 Data Bit 4 Data Bit 4 0 5 6 Data Bit 5 Data Bit 6 Data Bit 5 Data Bit 6 0 0 0 Transmitter Emptyy (TEMT) 7 Data Bit 7 Data Bit 7 0 0 0 † Bit 0 is the least significant bit. It is the first bit serially transmitted or received. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 15 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 PRINCIPLES OF OPERATION interrupt control logic The interrupt control logic is shown in Figure 10. DR (LSR Bit 0) ERBFI (IER Bit 0) THRE (LSR bit 5) ETBEI (IER Bit 1) OE (LSR bit 1) Interrupt Output PE (LSR Bit 2) FE (LSR bit 3) BI (LSR Bit 4) ELSI (IER Bit 1) DCTS (MSR Bit 0) DDSR (MSR Bit 1) TERI (MSR Bit 2) DRLSD (MSR Bit 3) EDSSI (IER Bit 3) INTERRUPT ENABLE (MCR Bit 3) Figure 10. Interrupt Control Logic interrupt enable register (IER) The IER enables each of the four types of interrupts (refer to Table 4) and the INTRPT output signal in response to an interrupt generation. The IER can also disable the interrupt system by clearing bits 0 through 3. The contents of this register are summarized in Table 3 and are described in the following bulleted list. D D D D D 16 Bit 0: This bit, when set, enables the received data available interrupt. Bit 1: This bit, when set, enables the THRE interrupt. Bit 2: This bit, when set, enables the receiver line status interrupt. Bit 3: This bit, when set, enables the modem status interrupt. Bits 4 thru 7: These bits in the IER are not used and are always cleared. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 PRINCIPLES OF OPERATION interrupt identification register (IIR) The ACE has an on-chip interrupt generation and prioritization capability that permits a flexible interface with most microprocessors. The ACE provides four prioritized levels of interrupts: D D D D Priority 1 – Receiver line status (highest priority) Priority 2 – Receiver data ready or receiver character time out Priority 3 – Transmitter holding register empty Priority 4 – Modem status (lowest priority) When an interrupt is generated, the IIR indicates that an interrupt is pending and indicates the type of interrupt in its three least significant bits (bits 0, 1, and 2). The contents of this register are summarized in Table 3 and described in Table 4. D D D Bit 0: This bit can be used either in a hardwire prioritized or polled interrupt system. When this bit is cleared, an interrupt is pending. When bit 0 is set, no interrupt is pending. Bits 1 and 2: These two bits identify the highest priority interrupt pending as indicated in Table 4. Bits 3 – 7: These bits in the interrupt identification register are not used and are always clear. Table 4. Interrupt Control Functions INTERRUPT IDENTIFICATION REGISTER BIT 2 BIT 1 BIT 0 0 0 1 PRIORITY LEVEL INTERRUPT TYPE None None INTERRUPT SOURCE INTERRUPT RESET METHOD None – 1 1 0 1 Receiver line status Overrun error,, parity y error,, framing g error or break interrupt 1 0 0 2 Received data available Receiver data available Reading g the receiver buffer register Reading the line status register 0 1 0 3 Transmitter holding register empty Transmitter holding register empty Reading g the interrupt Identification register g ((if source of interrupt)) or writing g into the transmitter holding g register 0 0 0 4 Modem status Clear to send, data set ready, ring indicator, or data carrier detect Reading the modem status register POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 17 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 PRINCIPLES OF OPERATION Iine control register (LCR) The system programmer controls the format of the asynchronous data communication exchange through the LCR. In addition, the programmer is able to retrieve, inspect, and modify the contents of the LCR; this eliminates the need for separate storage of the line characteristics in system memory. The contents of this register are summarized in Table 3 and are described in the following bulleted list. D Bits 0 and 1: These two bits specify the number of bits in each transmitted or received serial character. These bits are encoded as shown in Table 5. Table 5. Serial Character Word Length D Bit 1 Bit 0 Word Length 0 0 5 bits 0 1 6 bits 1 0 7 bits 1 1 8 bits Bit 2: This bit specifies either one, one and one-half, or two stop bits in each transmitted character. When bit 2 is cleared, one stop bit is generated in the data. When bit 2 is set, the number of stop bits generated is dependent on the word length selected with bits 0 and 1. The number of stop bits generated in relation to word length and bit 2 is as shown in Table 6. Table 6. Number of Stop Bits Generated D D D D D 18 Bit 2 Word Length Selected by Bits 1 and 2 Number of Stop Bits Generated 0 Any word length 1 1 5 bits 1 1/2 1 6 bits 2 1 7 bits 2 1 8 bits 2 Bit 3: This bit is the parity enable bit. When bit 3 is set, a parity bit is generated in transmitted data between the last data word bit and the first stop bit. In received data, when bit 3 is set, parity is checked. When bit 3 is cleared, no parity is generated or checked. Bit 4: This bit is the even parity select bit. When parity is enabled (bit 3 is set) and bit 4 is set, even parity (an even number of logic is in the data and parity bits) is selected. When parity is enabled and bit 4 is cleared, odd parity (an odd number of logic 1s) is selected. Bit 5: This is the stick parity bit. When bits 3, 4, and 5 are set, the parity bit is transmitted and checked as cleared. When bits 3 and 5 are set and bit 4 is cleared, the parity bit is transmitted and checked as set. Bit 6: This bit is the break control bit. Bit 6 is set to force a break condition, i.e, a condition where SOUT terminal is forced to the spacing (cleared) state. When bit 6 is cleared, the break condition is disabled. The break condition has no affect on the transmitter logic, it only affects the serial output. Bit 7: This bit is the divisor latch access bit (DLAB). Bit 7 must be set to access the divisor latches of the baud generator during a read or write. Bit 7 must be cleared during a read or write to access the receiver buffer, the THR, or the IER. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 PRINCIPLES OF OPERATION line status register (LSR)† The LSR provides information to the CPU concerning the status of data transfers. The contents of this register are summarized in Table 3 and are described in the following bulleted list. D Bit 0: This bit is the data ready (DR) indicator for the receiver. Bit 0 is set whenever a complete incoming character has been received and transferred into the RBR and is cleared by reading the RBR. D Bit 1‡: This bit is the overrun error (OE) indicator. When bit 1 is set, it indicates that before the character in the RBR was read, it was overwritten by the next character transferred into the register. The OE indicator is cleared every time the CPU reads the contents of the LSR. D Bit 2‡: This bit is the parity error (PE) indicator. When bit 2 is set, it indicates that the parity of the received data character does not match the parity selected in the LCR (bit 4). The PE bit is cleared every time the CPU reads the contents of the LSR. D Bit 3‡: This bit is the framing error (FE) indicator. When bit 3 is set, it indicates that the received character did not have a valid (set) stop bit. The FE bit is cleared every time the CPU reads the contents of the LSR. D Bit 4‡: This bit is the break interrupt (BI) indicator. When bit 4 is set, it indicates that the received data input was held clear for longer than a full-word transmission time. A full-word transmission time is defined as the total time of the start, data, parity, and stop bits. The BI bit is cleared every time the CPU reads the contents of the LSR. D D D Bit 5: This bit is the THRE indicator. Bit 5 is set when the THR is empty, indicating that the ACE is ready to accept a new character. If the THRE interrupt is enabled when the THRE bit is set, then an interrupt is generated. THRE is set when the contents of the THR are transferred to the transmitted shift register. This bit is cleared concurrent with the loading of the THR by the CPU. Bit 6: This bit is the transmitter empty (TEMT) indicator, bit 6 is set when the THR and the transmitter shift register are both empty. When either the THR or the transmitter shift register contains a data character, the TEMT bit is cleared. Bit 7: This bit is always clear. † The line status register is intended for read operations only; writing to this register is not recommended outside of a factory testing environment. ‡ Bits 1 through 4 are the error conditions that produce a receiver line status interrupt. modem control register (MCR) The MCR is an 8-bit register that controls an interface with a modem, data set, or peripheral device that is emulating a modem. The contents of this register are summarized in Table 3 and are described in the following bulleted list. D D D D Bit 0: This bit (DTR) controls the data terminal ready (DTR) output. Setting bit 0 forces the DTR output to its active state (low). When bit 0 is cleared, DTR goes high. Bit 1: This bit (RTS) controls the request to send (RTS) output in a manner identical to bit 0’s control over the DTR output. Bit 2: This bit (OUT 1) is a reserved location used only in the loopback mode. Bit 3: This bit (OUT 2) controls the output enable for the interrupt signal. When set, the interrupt is enabled. When bit 3 is cleared, the interrupt is disabled. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 19 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 PRINCIPLES OF OPERATION modem control register (MCR) (continued) D Bit 4: This bit provides a local loopback feature for diagnostic testing of the ACE. When this bit is set, the following occurs: 1. 2. 3. 4. 5. The SOUT is asserted high. The SIN is disconnected. The output of the transmitter shift register is looped back into the receiver shift register input. The four modem status inputs (CTS, DSR, RLSD, and RI) are disconnected. The MCR bits (DTR, RTS, OUT1, and OUT2) are connected to the modem status register bits (DSR, CTS, RI, and RLSD), respectively. 6. The four modem control output terminals are forced to their inactive states (high). In the diagnostic mode, data that is transmitted is immediately received. This allows the processor to verify the transmit and receive data paths to the ACE. The receiver and transmitter interrupts are fully operational. The modem control interrupts are also operational but the modem control interrupt sources are now the lower four bits of the MCR instead of the four modem control inputs. All interrupts are still controlled by the IER. D Bits 5 through 7: These bits are always cleared. modem status register (MSR) The MSR is an 8-bit register that provides information about the current state of the control lines from the modem, data set, or peripheral device to the CPU. Additionally, four bits of this register provides change information; when a control input from the modem changes state the appropriate bit is set. All four bits are cleared when the CPU reads the MSR. The contents of this register are summarized in Table 3 and are described in the following bulleted list. D D D D D D D D 20 Bit 0. This bit is the delta clear to send (DCTS) indicator. Bit 0 indicates that the CTS input has changed states since the last time it was read by the CPU. When this bit is set and the modem status Interrupt is enabled, a modem status interrupt is generated. Bit 1. This bit is the delta data set ready (DDSR) indicator. Bit 1 indicates that the DSR input has changed states since the last time it was read by the CPU. When this bit is set and the modem status Interrupt is enabled, a modem status interrupt is generated. Bit 2. This bit is the trailing edge of ring indicator (TERI) detector. Bit 2 indicates that the RI input to the chip has changed from a low to a high state. When this bit is set and the modem status Interrupt is enabled, a modem status interrupt is generated. Bit 3. This bit is the delta receive line signal detect (DRLSD) indicator. Bit 3 indicates that the RLSD input to the chip has changed states since the last time it was read by the CPU. When this bit is set and the modem status interrupt is enabled, a modem status interrupt is generated. Bit 4. This bit is the complement of the clear to send (CTS) input. When bit 4 (loop) of the MCR is set, bit 4 is equivalent to the MCR bit 1 (RTS). Bit 5. This bit is the complement of the data set ready (DSR) input. When bit 4 (loop) of the MCR is set, bit 5 is equivalent to the MCR bit 0 (DTR). Bit 6. This bit is the complement of the ring indicator (RI) input. When bit 4 (loop) of the MCR is set, bit 6 is equivalent to the MCR bit 2 (OUT 1). Bit 7. This bit is the complement of the receive line signal detect (RLSD) input. When bit 4 (loop) of the MCR is set, bit 7 is equivalent to the MCR bit 3 (OUT 2). POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 PRINCIPLES OF OPERATION parallel port registers The parallel port registers interface either device to a Centronix-style printer interface. When chip select 2 (CS2) is low, the parallel port is selected. Tables 7 and 8 show the registers associated with this parallel port. The read or write function of the register is controlled by the state of the read (IOR) and write (IOW) terminal as shown. The read data register allows the microprocessor to read the information on the parallel bus. The read status register allows the microprocessor to read the status of the printer in the five most significant bits. The status bits are printer busy (BUSY), acknowledge (ACK) which is a handshake function, paper empty (PE), printer selected (SLCT), and error (ERROR). The read control register allows the state of the control lines to be read. The write control register sets the state of the control lines, which are interrupt enable (IRQ ENB), select in (SLIN), initialize the printer (INIT), autofeed the paper (AFD), and strobe (STB), which informs the printer of the presence of a valid byte on the parallel bus. These signals are cleared when a reset occurs. The write data register allows the microprocessor to write a byte to the parallel bus. The parallel port is completely compatible with the parallel port implementation used in the IBM serial/parallel adaptor. Table 7. Parallel Port Registers REGISTER BITS REGISTER BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0 Read status BUSY ACK PE SLCT ERROR 1 1 1 Read control 1 1 1 IRQ ENB SLIN INIT AFD STB PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0 1 1 1 IRQ ENB SLIN INIT AFD STB Read data Write data Write control Table 8. Parallel Port Register Select CONTROL TERMINALS A0 REGISTER SELECTED IOR IOW CS2 A1 L H L L L Read data L H L L H Read status L H L H L Read control L H L H H Invalid H L L L L Write data H L L L H Invalid H L L H L Write control H L L H H Invalid POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 21 TL16C451, TL16C452 ASYNCHRONOUS COMMUNICATIONS ELEMENTS SLLS053C – MAY 1989 – REVISED AUGUST 1999 PRINCIPLES OF OPERATION programmable baud generator The ACE contains a programmable baud generator that takes a clock input in the range between dc and 9 MHz and divides it by a divisor in the range between 1 and (216 – 1). The output frequency of the baud generator is sixteen times (16 ×) the baud rate. The formula for the divisor is: divisor # = CLK frequency input ÷ (desired baud rate × 16) Two 8-bit registers, called divisor latches, store the divisor in a 16-bit binary format. These divisor latches must be loaded during initialization of the ACE in order to ensure desired operation of the baud generator. When either of the divisor latches is loaded, a 16-bit baud counter is also loaded to prevent long counts on initial load. For baud rates of 38.4 kilobits per second and below, the error obtained is very small. The accuracy of the selected baud rate is dependent on the selected crystal frequency. receiver buffer register (RBR) The ACE receiver section consists of a receiver shift register and an RBR. Timing is supplied by the 16× receiver clock (RCLK). Receiver section control is a function of the ACE line control register. The ACE receiver shift register receives serial data from the serial input (SIN) terminal. The receiver shift register then converts the data to a parallel form and loads it into the RBR. When a character is placed in the RBR and the received data available interrupt is enabled, an interrupt is generated. This interrupt is cleared when the data is read out of the RBR. scratch register The scratch register is an 8-bit register that is intended for programmer use as a scratchpad, in the sense that it temporarily holds programmer data without affecting any other ACE operation. transmitter holding register (THR) The ACE transmitter section consists of a THR and a transmitter shift register. Timing is supplied by the baud out (BAUDOUT) clock signal. Transmitter section control is a function of the ACE line control register. The ACE THR receives data off of the internal data bus and, when the shift register is idle, moves it into the transmitter shift register. The transmitter shift register serializes the data and outputs it at the serial output (SOUT). When the THR is empty and the transmitter holding register empty (THRE) interrupt is enabled, an interrupt is generated. This interrupt is cleared when a character is loaded into the register. 22 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 PACKAGE OPTION ADDENDUM www.ti.com 22-Sep-2006 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan (2) Qty TL16C451FN ACTIVE PLCC FN 68 18 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR TL16C451FNR ACTIVE PLCC FN 68 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR TL16C452FN ACTIVE PLCC FN 68 18 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR TL16C452FNR ACTIVE PLCC FN 68 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR Lead/Ball Finish MSL Peak Temp (3) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 1 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters dataconverter.ti.com Automotive www.ti.com/automotive DSP dsp.ti.com Broadband www.ti.com/broadband Interface interface.ti.com Digital Control www.ti.com/digitalcontrol Logic logic.ti.com Military www.ti.com/military Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork Microcontrollers microcontroller.ti.com Security www.ti.com/security Low Power Wireless www.ti.com/lpw Mailing Address: Telephony www.ti.com/telephony Video & Imaging www.ti.com/video Wireless www.ti.com/wireless Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2006, Texas Instruments Incorporated