INTERSIL AD7521LN

AD7520, AD7521
®
Data Sheet
August 2002
FN3104.4
10-Bit, 12-Bit, Multiplying D/A Converters
Features
The AD7520 and AD7521 are monolithic, high accuracy, low
cost 10-bit and 12-bit resolution, multiplying digital-to-analog
converters (DAC). Intersil’s thin-film on CMOS processing
gives up to 10-bit accuracy with TTL/CMOS compatible
operation. Digital inputs are fully protected against static
discharge by diodes to ground and positive supply.
• AD7520, 10-Bit Resolution; 8-Bit Linearity
Typical applications include digital/analog interfacing,
multiplication and division, programmable power supplies,
CRT character generation, digitally controlled gain circuits,
integrators and attenuators, etc.
• AD7521, 12-Bit Resolution; 10-Bit Linearity
• Low Power Dissipation (Max). . . . . . . . . . . . . . . . . 20mW
• Low Nonlinearity Tempco at 2ppm of FSR/oC
• Current Settling Time to 0.05% of FSR . . . . . . . . . . 1.0µs
• Supply Voltage Range . . . . . . . . . . . . . . . . . ±5V to +15V
• TTL/CMOS Compatible
• Full Input Static Protection
Ordering Information
LINEARITY
(INL, DNL)
TEMP.
RANGE
(oC)
PACKAGE
AD7520JN
0.2% (8-Bit)
0 to 70
16 Ld PDIP E16.3
AD7521LN
0.05% (10Bit)
0 to 70
18 Ld PDIP E18.3
PART
NUMBER
PKG.
NO.
Pinouts
AD7520 (PDIP)
TOP VIEW
AD7521 (PDIP)
TOP VIEW
IOUT1 1
16 RFEEDBACK
IOUT2 2
15 VREF
14 V+
GND 3
13 BIT 10 (LSB)
BIT 1 (MSB) 4
BIT 2 5
12 BIT 9
BIT 3 6
11 BIT 8
BIT 4 7
10 BIT 7
BIT 5 8
9 BIT 6
1
IOUT1
1
18 RFEEDBACK
IOUT2
2
17 VREF
GND
3
16 V+
BIT 1 (MSB)
4
15 BIT 12 (LSB)
BIT 2
5
14 BIT 11
BIT 3
6
13 BIT 10
BIT 4
7
12 BIT 9
BIT 5
8
11 BIT 8
BIT 6
9
10 BIT 7
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2002. All Rights Reserved
AD7520, AD7521
Absolute Maximum Ratings
Thermal Information
Supply Voltage (V+ to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . .+17V
VREF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±25V
Digital Input Voltage Range . . . . . . . . . . . . . . . . . . . . . . . V+ to GND
Output Voltage Compliance . . . . . . . . . . . . . . . . . . . . . -100mV to V+
Thermal Resistance (Typical, Note 1) θJA (oC/W)
16 Ld PDIP Package
90
18 Ld PDIP Package
θJC (oC/W)
N/A
80
N/A
Maximum Junction Temperature (Plastic Packages) . . . . . . .150oC
Maximum Storage Temperature Range . . . . . . . . . . -65oC to 150oC
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . .300oC
Operating Conditions
Temperature Ranges
JN, LN Versions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0oC to 70oC
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
The digital control inputs are zener protected; however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in
conductive foam at all times.
Do not apply voltages higher than VDD or less than GND potential on any terminal except VREF and RFEEDBACK.
1. θJA is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
V+ = +15V, VREF = +10V, TA = 25oC Unless Otherwise Specified
Electrical Specifications
AD7520
PARAMETER
TEST CONDITIONS
MIN
TYP
AD7521
MAX
MIN
TYP
MAX
UNITS
SYSTEM PERFORMANCE (Note 2)
Resolution
10
10
10
12
12
12
Bits
J
(Note 3) (Figure 2)
-10V ≤ VREF ≤ +10V
-
-
±0.2
(8-Bit)
-
-
-
% of
FSR
L
-10V ≤ VREF ≤ +10V
(Figure 2)
-
-
±0.05
(10-Bit)
-
-
±0.05
(10-Bit)
% of
FSR
-10V ≤ VREF ≤ +10V
(Notes 3, 4)
-
-
±2
-
-
±2
ppm of
FSR/oC
Gain Error
-
±0.3
-
-
±0.3
-
% of
FSR
Gain Error Tempco
-
-
±10
-
-
±10
ppm of
FSR/oC
Over the Specified
Temperature Range
-
-
±200
-
-
±200
nA
Output Current Settling Time
To 0.05% of FSR (All Digital
Inputs Low To High And High
To Low) (Note 4) (Figure 7)
-
1.0
-
-
1.0
-
µs
Feedthrough Error
VREF = 20VP-P , 100kHz
All Digital Inputs Low (Note 4)
(Figure 6)
-
-
10
-
-
10
mVP-P
All Digital Inputs High
IOUT1 at Ground
5
10
20
5
10
20
kΩ
IOUT1 All Digital Inputs High
(Note 4) (Figure 5)
I
-
200
-
-
200
-
pF
-
75
-
-
75
-
pF
IOUT1 All Digital Inputs Low
(Note 4) (Figure 5)
I
-
75
-
-
75
-
pF
Nonlinearity
Nonlinearity Tempco
Output Leakage Current
(Either Output)
DYNAMIC CHARACTERISTICS
REFERENCE INPUT
Input Resistance
ANALOG OUTPUT
Output Capacitance
OUT2
-
200
-
-
200
-
pF
Both Outputs
(Note 4) (Figure 4)
-
Equivalent
to 10kΩ
-
-
Equivalent
to 10kΩ
-
Johnson
Noise
Over the Specified
Temperature Range
VIN = 0V or +15V
-
-
0.8
-
-
0.8
V
OUT2
Output Noise
DIGITAL INPUTS
Low State Threshold, VIL
High State Threshold, VIH
Input Current, IIL, IIH
Input Coding
See Tables 1 and 2
2
2.4
-
-
2.4
-
-
V
-
-
±1
-
-
±1
µA
Binary/Offset Binary
AD7520, AD7521
V+ = +15V, VREF = +10V, TA = 25oC Unless Otherwise Specified (Continued)
Electrical Specifications
AD7520
PARAMETER
TEST CONDITIONS
AD7521
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
V+ = 14.5V to 15.5V
(Note 3) (Figure 3)
-
±0.005
-
-
±0.005
-
%
FSR/%
∆V+
All Digital Inputs at 0V or V+
Excluding Ladder Network
-
±1
-
-
±1
-
µA
All Digital Inputs High or Low
Excluding Ladder Network
-
-
2
-
-
2
mA
Including the Ladder Network
-
20
-
-
20
-
mW
POWER SUPPLY CHARACTERISTICS
Power Supply Rejection
Power Supply Voltage Range
+5 to +15
I+
Total Power Dissipation
+5 to +15
V
NOTES:
2. Full Scale Range (FSR) is 10V for Unipolar and ±10V for Bipolar modes.
3. Using internal feedback resistor RFEEDBACK .
4. Guaranteed by design, or characterization and not production tested.
5. Accuracy not guaranteed unless outputs at GND potential.
6. Accuracy is tested and guaranteed at V+ = 15V only.
Functional Diagram
10kΩ
VREF
20kΩ
10kΩ
20kΩ
10kΩ
20kΩ
10kΩ
20kΩ
20kΩ
20kΩ
GND
SPDT NMOS
SWITCHES
IOUT2
IOUT1
NOTES:
MSB
BIT 2
BIT 3
10kΩ
Switches shown for Digital Inputs “High”.
Resistor values are typical.
RFEEDBACK
Pin Descriptions
AD7520
AD7521
PIN NAME
1
1
IOUT1
2
2
IOUT2
Current Out virtual ground, return path for the R2R ladder network.
3
3
GND
Digital Ground. Ground potential for digital side of D/A.
4
4
Bits 1(MSB)
5
5
Bit 2
Digital Bit 2.
6
6
Bit 3
Digital Bit 3.
7
7
Bit 4
Digital Bit 4.
8
8
Bit 5
Digital Bit 5.
9
9
Bit 6
Digital Bit 6.
10
10
Bit 7
Digital Bit 7.
11
11
Bit 8
Digital Bit 8.
12
12
Bit 9
Digital Bit 9.
13
13
Bit 10
Digital Bit 10 (AD7521). Least Significant Digital Data Bit (AD7520).
-
14
Bit 11
Digital Bit 11 (AD7521).
-
15
Bit 12
Least Significant Digital Data Bit (AD7521).
14
16
V+
15
17
VREF
16
18
RFEEDBACK
3
DESCRIPTION
Current Out summing junction of the R2R ladder network.
Most Significant Digital Data Bit.
Power Supply +5V to +15V.
Voltage Reference Input to set the output range. Supplies the R2R resistor ladder.
Feedback resistor used for the current to voltage conversion when using an external Op Amp.
AD7520, AD7521
Definition of Terms
Nonlinearity: Error contributed by deviation of the DAC
transfer function from a “best straight line” through the actual
plot of transfer function. Normally expressed as a
percentage of full scale range or in (sub)multiples of 1 LSB.
Resolution: It is addressing the smallest distinct analog
output change that a D/A converter can produce. It is
commonly expressed as the number of converter bits. A
converter with resolution of N bits can resolve output changes
of 2-N of the full-scale range, e.g., 2-N VREF for a unipolar
conversion. Resolution by no means implies linearity.
Settling Time: Time required for the output of a DAC to
settle to within specified error band around its final value
(e.g., 1/2 LSB) for a given digital input change, i.e., all digital
inputs LOW to HIGH and HIGH to LOW.
Gain Error: The difference between actual and ideal analog
output values at full scale range, i.e., all digital inputs at
HIGH state. It is expressed as a percentage of full scale
range or in (sub)multiples of 1 LSB.
Feedthrough Error: Error caused by capacitive coupling
from VREF to IOUT1 with all digital inputs LOW.
current reference and an operational amplifier are all that is
required for most voltage output applications.
A simplified equivalent circuit of the DAC is shown in the
Functional Diagram. The NMOS SPDT switches steer the
ladder leg currents between IOUT1 and IOUT2 buses which
must be held either at ground potential. This configuration
maintains a constant current in each ladder leg independent
of the input code.
Converter errors are further reduced by using separate
metal interconnections between the major bits and the
outputs. Use of high threshold switches reduce offset
(leakage) errors to a negligible level.
The level shifter circuits are comprised of three inverters with
positive feedback from the output of the second to the first, see
Figure 1. This configuration results in TTL/CMOS compatible
operation over the full military temperature range. With the
ladder SPDT switches driven by the level shifter, each switch is
binarily weighted for an ON resistance proportional to the
respective ladder leg current. This assures a constant voltage
drop across each switch, creating equipotential terminations for
the 2R ladder resistors and highly accurate leg currents.
Output Capacitance: Capacitance from IOUT1 and IOUT2
terminals to ground.
V+
1 3
4
Output Leakage Current: Current which appears on IOUT1
terminal when all digital inputs are LOW or on IOUT2 terminal
when all digital inputs are HIGH.
The AD7520 and AD7521 are monolithic, multiplying D/A
converters. A highly stable thin film R-2R resistor ladder
network and NMOS SPDT switches form the basis of the
converter circuit, CMOS level shifters permit low power
TTL/CMOS compatible operation. An external voltage or
Test Circuits
2
7
FIGURE 1. CMOS LEVEL SHIFTER AND SWITCH
The following test circuits apply for the AD7520. Similar circuits are used for the AD7521.
VREF
CLOCK
5
9
IOUT2 IOUT1
+15V
BIT 1
(MSB)
10-BIT
BINARY
COUNTER
TO LADDER
8
DTL/TTL/
CMOS INPUT
Detailed Description
6
RFEEDBACK
4 15 16
IOUT1
1
5
AD7520
HA2600
I
BIT 10
+
13 3 2 OUT2
(LSB)
GND
BIT 1
(MSB)
BIT 10
BIT 11
+15V
10kΩ
0.01%
1MΩ
-
VREF
10kΩ 0.01%
12-BIT
REFERENCE
DAC
HA2600
+
LINEARITY
ERROR
x 100
VREF
+10V
BIT 1
(MSB)
BIT 10
(LSB)
UNGROUNDED
SINE WAVE
GENERATOR
40Hz 1VP-P
5K 0.01%
5kΩ 0.01%
14 RFEEDBACK
16 I
OUT1
1
5
AD7520 I
OUT2 HA2600
13 3 2
+
15
4
500kΩ
HA2600
+
VERROR x 100
GND
BIT 12
FIGURE 2. NONLINEARITY
4
FIGURE 3. POWER SUPPLY REJECTION
AD7520, AD7521
Test Circuits
The following test circuits apply for the AD7520. Similar circuits are used for the AD7521. (Continued)
+11V (ADJUST FOR VOUT = 0V)
+15V
1K
15µF
15
4
100Ω
14 IOUT2
2
BIT 1 (MSB)
10kΩ
QUAN
TECH
MODEL 134D
101ALN
WAVE
VOUT ANALYZER
+
5
AD7520 IOUT1
13 3 1
50kΩ
1kΩ
NC +15V
+15V
f = 1kHz
BW = 1Hz
BIT 10 (LSB)
15
14
4
16
5
AD7520
1
13 3 2
NC
1kΩ
SCOPE
100mVP-P
1MHz
-50V
0.1µF
FIGURE 4. NOISE
+15V
VREF = 20VP-P
100kHz SINE WAVE
BIT 1 (MSB)
BIT 10 (LSB)
FIGURE 5. OUTPUT CAPACITANCE
15
14
4
16
5
IOUT1
AD7520
1
IOUT2
13 3 2
+10V
BIT 1 (MSB)
3
6
HA2600
2 +
VOUT
GND
FIGURE 6. FEEDTHROUGH ERROR
+5V
0V
DIGITAL
INPUT
BIT 10 (LSB)
BIT 10 (LSB)
IOUT2
2
100Ω
GND
DIGITAL INPUT
The circuit configuration for operating the AD7520 in
unipolar mode is shown in Figure 8. Similar circuits can be
used for AD7521. With positive and negative VREF values
the circuit is capable of 2-Quadrant multiplication. The Digital
Input Code/Analog Output Value table for unipolar mode is
given in Table 1.
DIGITAL
INPUT
13 3
SCOPE
+100mV
TABLE 1. CODE TABLE - UNlPOLAR BINARY OPERATION
Unipolar Binary Operation
BIT 1 (MSB)
15
14
4
5
AD7520
1
FIGURE 7. OUTPUT CURRENT SETTLING TIME
Applications
VREF
VREF
5t: 1% SETTLING (1mV)
EXTRAPOLATE 8t: 0.03% SETTLING
t = RISE TIME
+15V
+15V
ANALOG OUTPUT
1111111111
-VREF (1-2-N)
1000000001
-VREF (1/2 + 2-N)
1000000000
-VREF/2
0111111111
-VREF (1/2-2-N)
0000000001
-VREF (2-N)
0000000000
0
NOTES:
15
14
4
16
5
AD7520
1
13 3
2
1. LSB = 2-N VREF.
RFEEDBACK
IOUT1
IOUT2
6
+
VOUT
GND
2. N = 8 for 7520
N = 10 for 7521.
Zero Offset Adjustment
1. Connect all digital inputs to GND.
FIGURE 8. UNIPOLAR BINARY OPERATION (2-QUADRANT
MULTIPLICATION)
2. Adjust the offset zero adjust trimpot of the output
operational amplifier for 0V at VOUT.
Gain Adjustment
1. Connect all digital inputs to V+.
2. Monitor VOUT for a -VREF (1-2-N) reading. (N = 8 for
AD7520 and N = 10 for AD7521).
5
AD7520, AD7521
3. To decrease VOUT, connect a series resistor (0 to 250Ω)
between the reference voltage and the VREF terminal.
4. To increase VOUT, connect a series resistor (0 to 250Ω)
in the IOUT1 amplifier feedback loop.
Bipolar (Offset Binary) Operation
The circuit configuration for operating the AD7520 in the
bipolar mode is given in Figure 9. Similar circuits can be
used for AD7521. Using offset binary digital input codes
and positive and negative reference voltage values,
4-Quadrant multiplication can be realized. The “Digital
Input Code/Analog Output Value” table for bipolar mode is
given in Table 2.
+15V
BIT 10
(LSB)
3. Adjust IOUT2 amplifier offset adjust trimpot for 0V ±1mV at
IOUT2 amplifier output.
10MΩ
15
14
RFEEDBACK
4
16
5
IOUT1
AD7520 1
13 3
2
IOUT2
-
-
R1 10K R2 10K
0.01% 0.01%
6
+
4. Connect MSB (Bit 1) to “Logic 1” and all other bits to
“Logic 0”.
VOUT
DIGITAL
INPUT
BIT 1
(MSB)
Offset Adjustment
1. Adjust VREF to approximately +10V.
2. Connect all digital inputs to “Logic 1”.
R3
VREF
A “Logic 1” input at any digital input forces the corresponding
ladder switch to steer the bit current to IOUT1 bus. A “Logic 0”
input forces the bit current to IOUT2 bus. For any code the
IOUT1 and IOUT2 bus currents are complements of one
another. The current amplifier at IOUT2 changes the polarity
of IOUT2 current and the transconductance amplifier at
IOUT1 output sums the two currents. This configuration
doubles the output range. The difference current resulting
at zero offset binary code, (MSB = “Logic 1”, all other
bits = “Logic 0”), is corrected by using an external resistor,
(10MW), from VREF to IOUT2 .
5. Adjust IOUT1 amplifier offset adjust trimpot for 0V ±1mV
at VOUT.
Gain Adjustment
6
+
1. Connect all digital inputs to V+.
FIGURE 9. BIPOLAR OPERATION (4-QUADRANT
MULTIPLICATION)
TABLE 2. BlPOLAR (OFFSET BINARY) CODE TABLE
DIGITAL INPUT
ANALOG OUTPUT
1111111111
-VREF (1-2-(N-1))
1000000001
-VREF (2-(N-1))
1000000000
0
0111111111
VREF (2-(N-1))
0000000001
VREF (1-2-(N-1))
0000000000
VREF
NOTES:
2. N = 8 for 7520
N = 10 for 7521.
1. LSB = 2-(N-1) VREF.
6
2. Monitor VOUT for a -VREF (1-2-(N-1) volts reading. (N = 8 for
AD7520, and N = 10 for AD7521.).
3. To increase VOUT, connect a series resistor of up to 250Ω
between VOUT and RFEEDBACK .
4. To decrease VOUT, connect a series resister of up to 250Ω
between the reference voltage and the VREF terminal.
AD7520, AD7521
Die Characteristics
DIE DIMENSIONS:
PASSIVATION:
101 mils x 103 mils (2565µm x 2616µm)
Type: PSG/Nitride
PSG: 7 ±1.4kÅ
Nitride: 8 ±1.2kÅ
METALLIZATION:
Type: Pure Aluminum
Thickness: 10 ±1kÅ
PROCESS:
CMOS Metal Gate
Metallization Mask Layout
AD7520
PIN 7
BIT 4
PIN 6
BIT 3
PIN 5
BIT 2
PIN 4
BIT 1
(MSB)
PIN 3
GND
PIN 2
IOUT2
PIN 8
BIT 5
PIN 1
IOUT1
PIN 9
BIT 6
PIN 10
BIT 7
PIN 16
RFEEDBACK
PIN 11
BIT 8
PIN 15
VREF
PIN 14
V+
PIN 12
BIT 9
PIN 13
BIT 10
(LSB)
7
NC
NC
AD7520, AD7521
Die Characteristics
DIE DIMENSIONS:
PASSIVATION:
101 mils x 103 mils (2565µm x 2616µm)
Type: PSG/Nitride
PSG: 7 ±1.4kÅ
Nitride: 8 ±1.2kÅ
METALLIZATION:
Type: Pure Aluminum
Thickness: 10 ±1kÅ
PROCESS:
CMOS Metal Gate
Metallization Mask Layout
AD7521
PIN 7
BIT 4
PIN 6
BIT 3
PIN 5
BIT 2
PIN 4
BIT 1
(MSB)
PIN 3
GND
PIN 2
IOUT2
PIN 8
BIT 5
PIN 1
IOUT1
PIN 9
BIT 6
PIN 10
BIT 7
PIN 18
RFEEDBACK
PIN 11
BIT 8
PIN 17
VREF
PIN 16
V+
PIN 12
BIT 9
PIN 13
BIT 10
8
PIN 14
BIT 11
PIN 15
BIT 12
(LSB)
AD7520, AD7521
Dual-In-Line Plastic Packages (PDIP)
E16.3 (JEDEC MS-001-BB ISSUE D)
N
16 LEAD DUAL-IN-LINE PLASTIC PACKAGE
E1
INDEX
AREA
1 2 3
INCHES
N/2
-B-
-AE
D
BASE
PLANE
-C-
SEATING
PLANE
A2
A
L
D1
e
B1
D1
A1
eC
B
0.010 (0.25) M
C A B S
MILLIMETERS
SYMBOL
MIN
MAX
MIN
MAX
NOTES
A
-
0.210
-
5.33
4
A1
0.015
-
0.39
-
4
A2
0.115
0.195
2.93
4.95
-
B
0.014
0.022
0.356
0.558
-
C
L
B1
0.045
0.070
1.15
1.77
8, 10
eA
C
0.008
0.014
C
D
0.735
0.775
eB
NOTES:
1. Controlling Dimensions: INCH. In case of conflict between English and
Metric dimensions, the inch dimensions control.
0.005
-
0.13
-
5
0.300
0.325
7.62
8.25
6
E1
0.240
0.280
6.10
7.11
5
e
0.100 BSC
eA
0.300 BSC
eB
-
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
L
0.115
N
8. B1 maximum dimensions do not include dambar protrusions. Dambar
protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3,
E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).
9
5
E
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
7. eB and eC are measured at the lead tips with the leads unconstrained.
eC must be zero or greater.
0.355
19.68
D1
3. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of
Publication No. 95.
5. D, D1, and E1 dimensions do not include mold flash or protrusions.
Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and eA are measured with the leads constrained to be perpendicular to datum -C- .
0.204
18.66
16
2.54 BSC
7.62 BSC
0.430
-
0.150
2.93
16
6
10.92
7
3.81
4
9
Rev. 0 12/93
AD7520, AD7521
Dual-In-Line Plastic Packages (PDIP)
E18.3 (JEDEC MS-001-BC ISSUE D)
N
18 LEAD DUAL-IN-LINE PLASTIC PACKAGE
E1
INDEX
AREA
1 2 3
INCHES
N/2
-B-
-AD
E
BASE
PLANE
-C-
SEATING
PLANE
A2
A
L
D1
e
B1
D1
A1
eC
B
0.010 (0.25) M
C A B S
MILLIMETERS
SYMBOL
MIN
MAX
MIN
MAX
NOTES
A
-
0.210
-
5.33
4
A1
0.015
-
0.39
-
4
A2
0.115
0.195
2.93
4.95
-
B
0.014
0.022
0.356
0.558
-
C
L
B1
0.045
0.070
1.15
1.77
8, 10
eA
C
0.008
0.014
C
D
0.845
0.880
eB
NOTES:
1. Controlling Dimensions: INCH. In case of conflict between English and
Metric dimensions, the inch dimensions control.
0.204
0.355
21.47
22.35
5
D1
0.005
-
0.13
-
5
E
0.300
0.325
7.62
8.25
6
E1
0.240
0.280
6.10
7.11
5
e
0.100 BSC
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
eA
0.300 BSC
3. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of
Publication No. 95.
eB
-
4. Dimensions A, A1 and L are measured with the package seated in
JEDEC seating plane gauge GS-3.
L
0.115
N
18
2.54 BSC
7.62 BSC
0.430
-
0.150
2.93
6
10.92
7
3.81
4
18
5. D, D1, and E1 dimensions do not include mold flash or protrusions.
Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and eA are measured with the leads constrained to be perpendicular to datum -C- .
9
Rev. 0 12/93
7. eB and eC are measured at the lead tips with the leads unconstrained.
eC must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar
protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3,
E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).
All Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at website www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice.
Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No
license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site www.intersil.com
10