MITSUBISHI M62301FP

MITSUBISHI<Dig.Ana.INTERFACE>
M62301SP,FP
10~12-BIT 4CH INTEGRATING A-D CONVERTER
DESCRIPTION
PIN CONFIGURATION (TOP VIEW)
M62301 semiconductor integrated circuit forms an integrating
A-D converter,being connected to a microcomputer unit.By
using selection signals and counter clock signals from the
unit,a 10~12-bit A-D converter can be created at a low cost.
The integration time and resolution can be set at the user‘s
option by changing external parameters.In addition,the built-in
circuit offset,delay time and temperature fluctuation are
adjustable,enabling a wide range of applications.
M62301 has a 3 input decoder circuit,high-precision
reference voltage(1.22V)generator,current supply and
comparator for integration,and voltage-monitoring reset circuit
for a 5V power supply.It is also equipped with girdling to
prevent current leak from integration capacitor.
Vcc FOR RESET
1
20
DIGITAL GND
C0
C1
2
19
A1
3
18
A2
C2
4
17
A3
INT
5
16
A4
RESET
6
15 REFERENCE INPUT
GIRDLING 1
7
14
INTEGRATING
8
CAPACITOR
13
FEATURES
•Separate power supplies for analog section and digital section.
•Low power dissipation.....................................2mA(typ)
(1mA for A-D conversion and the other 1mA for reset)
•Linear error......................................................±0.02%(typ)
•Conversion time...............................................526µs/ch(typ)
•Built-in system reset.........................................4.45V(typ)
GIRDLING 2
9
ANALOG GND
10
DIGITAL VDD
REFERENCE
VOLTAGE
12 CONSTANT CURRENT
CONTROL
11 ANALOG Vcc
Outline 20P4B(SP)
20P2N-A(FP)
APPLICATION
High-precision control systems such as temperature control
and speed control
DIGITAL
CONSTANT ANALOG
CURRENT Vcc
ANALOG GND DIGITAL
CONTROL
GND
VDD
BLOCK DIAGRAM
12
A1
19
A2
18
A3
A4
10
11
20
14
A1
A2
A3
17
+
5
-
0.49V
INT
+
-
A4
16
0.36V
VREF
REFERENCE 15
INPUT
150µs
GND
+
DISCHARGE
REFERENCE
13
VOLTAGE
-
1
Vcc FOR RESET
6
RESET
DELAY
CIRCUIT
DECODER
VREF
1.22V
7
8
9
INTEGRATING
CAPACITOR
GIRDLING 1
3
2
4
C0 C1 C2
GIRDLING 2
MITSUBISHI
ELECTRIC
( 1 / 9 )
MITSUBISHI<Dig.Ana.INTERFACE>
M62301SP,FP
10~12-BIT 4CH INTEGRATING A-D CONVERTER
ABSOLUTE MAXIMUM RATINGS(Ta=25°C, unless otherwise noted)
Symbol
Vcc
VDD
VID
VIA
IoINT
IoRE
VINT
VRESET
VRE
Pd
K
Topr
Tstg
Conditions
Parameter
Analog section supply voltage
Digital section supply voltage
Digital input voltage
Analog input voltage
INT output current
Reset output current
Ratings
15
Unit
V
8
-0.3~VDD+0.3
-0.3~VDD+0.3
6
V
V
V
mA
mA
V
V
V
mW
mW/°C
6
INT output withstand voltage
Reset output withstand voltage
Reset supply voltage
15
15
6
990(DIP)/660(FP)
9.9(DIP)/6.6(FP)
Power dissipation
Thermal derating
Operating temperature
Storage temperature
-20 ~ +75
°C
°C
-55 ~ +125
RECOMMENDED OPERATING CONDITIONS(Ta=25°C, unless otherwise noted)
Symbol
Parameter
Vcc
VDD
Analog section supply voltage
Digital section supply voltage
VIA
Analog input voltage range
(II=50µA)
VIR
Reference input voltage(II=50µA)
CI
Integration capacity
RI
Io
Resistance to determine charge current
Limits
Min
Typ
Max
4.5
4.5
8.0
5.0
12.0
5.5
Unit
V
V
0
No more than(Vcc-2.5V)
and VDD(Note 1)
V
1
No more than(Vcc-2.5V)
and VDD(Note 1)
V
300
6
Output current
22000
60
4
pF
kΩ
mA
Note 1.Maximum analog input voltage is less than the difference between Vcc-2.5V as well as VDD.
*Charging current II=
VREF
R1
MITSUBISHI
ELECTRIC
( 2 / 9 )
MITSUBISHI<Dig.Ana.INTERFACE>
M62301SP,FP
10~12-BIT 4CH INTEGRATING A-D CONVERTER
ELECTRICAL CHARACTERISTICS(Vcc=5.0V,VDD=5.0V,Ta=25°C, unless otherwise noted)
Symbol
Min.
Supply current
Icc
Analog input voltage range
VIA
II=100µA
Reference input voltage
+
-
Limits
Typ.
Max.
1.0
2.0
IREF=±5µA
CREF=4700pF
1.17
1.22
1.27
50
-10
0.1
0.09
Permissible current inflow at
reference voltage
(Note 1)RI=24kΩ
(Note 2)RI=24kΩ
0.05
0.02
TT
Conversion time
VIA=2.5V,CI=0.01µF
RI=24kΩ
526
Tdi
Discharge time
V 8=3V 0.3V
CI=4700pF
IB
VIH
VIL
VLINT
IOHINT
VDET
∆VDET
TDE
VLRE
IOHRE
IRE
Analog input current
Digital input “H“ level
Digital input “L“ level
INT output “L“ level
INT output leak current
Detection voltage
Hysteresis voltage
Delay time
Reset output “L“ level
Reset output leak current
Supply current
Limit operating voltage
mA
V
2.2
Conversion error
Linear error
VOPL
Unit
2.5
0
II=200µA
VREF
IREF
IREF
Ec
EL
Test conditions
Parameter
V
µA
%/FSR
%/FSR
µs
3
17
µs
-0.35
-3.5
µA
V
V
V
µA
V
mV
µs
V
µA
mA
3.5
0.1
IOL=1mA
V 5=15V
4.30
30
75
IOL=1mA
V 5=15V
VRE=5V
4.45
50
150
0.1
1.0
RL=2.2kΩ,VLRE≤0.4V
RL=100kΩ,VLRE≤0.4V
0.75
0.6
0.8
0.4
1
4.60
80
300
0.4
1
2.0
1.0
0.8
V
Note 1.Conversion error;Deviation from the line that links the “0“ scale point (mode 0) and reference scale point (mode 3. VFSR=2.5V).Associated
with all channels.
Note 2.Linear error;Deviation from the line that links the 0-V input point and 2.5V input point on a given channel.
MITSUBISHI
ELECTRIC
( 3 / 9 )
MITSUBISHI<Dig.Ana.INTERFACE>
M62301SP,FP
10~12-BIT 4CH INTEGRATING A-D CONVERTER
OPERATING DESCRIPTION
(1)Decoder
Based on digital inputs to C0,C1,C2,the analog switch
is set to on,and the input of "0" scale (GND input),input
of reference scale (reference voltage input),input to
A1~A4,or discharge
Mode
C0
1
2
3
1
0
C1
0
0
0
C2
0
0
1
0
GND
VREF
Discharge
from integration capacitor (CI) is performed.None of these operations
is performed when the "mode 8" input is given:
4
5
6
7
1
1
0
0
0
1
0
1
1
1
1
1
A1
A2
0
1
8
1
A4
A3
(2)A-D conversion
DECODER SELECTION MODE
1
2
1
1
3
4~7
1
VIN+0.49V
V 8
VREF+0.49V
0.49V
0.36V
TGND
Multiplexer first selects VGND,obtaining minimum pulse
TGND.It then selects VREF,obtaining reference pulse
TREF.Input is selected next,obtaining input pulse TIN.VIN is
obtained by deducting TGND,as the offset,from TREF and
TIN.
VIN=VREF •
TIN-TG
TREF-TG
By measuring voltage at the maximum input for
approximately 500µs under the counter clock of
8MHz,resolution of approximately 12bits can be obtained;
TREF
TIN
Note. To ensure discharge from capacitor CI,the decoder input as in
the above diagram should stay in mode 1 at least for the
period calculated above:Tdi=(CI X
VIAmax+0.49
)
1mA
It is not necessary to measure TGND,and TREF for each
channel.
500µs . 12
=2
125ns .
MITSUBISHI
ELECTRIC
( 4 / 9 )
MITSUBISHI<Dig.Ana.INTERFACE>
M62301SP,FP
10~12-BIT 4CH INTEGRATING A-D CONVERTER
(3)Constant current control
Integrating current II can be obtained based on the reference
voltage(1.22V)by the built-in high-precision generator and
resistance RI.
II
II= 1.22 (A)........................(1)
RI
Integration time TI can be calculated as follows;
TI=(VIN+0.49)
VREF
1.22V
CI
II .............(2)
8
12
13
CI
RI
(However,parameters such as built-in comparator offset
voltage,analog switch offset,voltage leak current and delay
time are not counted.)
50mA
4.45V
RESET SUPPLY VOLTAGE
VRE
0.8V
t
RESET OUTPUT
OUTPUT
UNSETTLED
TDE
TDE
t
When voltage applied to pin VRE becomes less than
4.45V,the RESET output status becomes "L".If voltage
increases over 4.50V,the RESET status becomes "H"
within 150µsec.
MITSUBISHI
ELECTRIC
( 5 / 9 )
MITSUBISHI<Dig.Ana.INTERFACE>
M62301SP,FP
10~12-BIT 4CH INTEGRATING A-D CONVERTER
APPLICATION SUGGESTION
1.4-channel 11-bit A-D converter system
TO MICROCOMPUTER
5V POWER SUPPLY
5V
CREF:To stabilize reference voltage,
be sure to connect
capacitance of approximately
4700pF.
10k 10k
TO MICROCOMPUTER
CONTROL PIN
TO COUNTER
TO RESET
CINT
680PF
1
20
2
19
3
18
4
17
5
16
6
15
7
14
8
13
9
12
10
11
INPUT ANALOG
VOLTAGE
CREF
50µA
CI
4700pF
4700pF
CINT:We suggest that this capacitance
be connected to prevent
malfunction due to noise.
Use CI that leaks as slight current
as possible.To prevent leak to the
circuit board,we recommend providing
girdling 7 , 9
II=50µA
RI
24k
.
Charge current II = 1.22V =. 50µA
24kΩ
Resolution depends on the number of microcomputer
counter clock pulses that are generated while the INT
output status is "high" at the maximum input voltage 2.5V
(vcc-2.5V).
When the microcomputer counter clock frequency is
8MHz,the resolution can be calculated by using the
constant calculated above,as follows;
(2.5+0.13)
50µA
1
8M
4700pFX
. 11
=. 2
Therefore,the resolution of this system is approximately
11 bits.
MITSUBISHI
ELECTRIC
( 6 / 9 )
MITSUBISHI<Dig.Ana.INTERFACE>
M62301SP,FP
10~12-BIT 4CH INTEGRATING A-D CONVERTER
2.4-channel 12-bit A-D converter system
Separate power supplies to analog section and digital section,
analog input voltage range mode wider up to VDD,external
reference voltage for integration.
8V
TO MICROCOMPUTER
5V POWER SUPPLY
CREF:To stabilize reference voltage,
be sure to connect
capacitance of approximately
4700pF.
10k 10k
1
20
2
A1 19
3
A2 18
4
A3 17
TO COUNTER
5
A4 16
TO RESET
6
15
7
VDD 14
8
13
9
12
10
11
TO MICROCOMPUTER
CONTROL PIN
INPUT ANALOG
VOLTAGE
CINT:We suggest that this capacitance
be connected to prevent
malfunction due to noise.
2.5V
CINT
680pF
TO MICROCOMPUTER 5V POWER SUPPLY
4700pF
CREF
Use CI that leaks as slight current
as possible.To prevent leak to the
circuit board,we recommend providing
II=50µA
girdling 7 , 9
50µA
CI
6800pF
RI
24k
When the counter clock frequency is 8MHz,resolution is:
Because separate power supplies are provided for the
analog are digital sections,the M62301 has two supply
voltage Vcc and VDD,enabling a wide analog input voltage
range VIA.The upper limit of the range is required to be no
more than the difference between Vcc-2.5V as well as
VDD,therefore,the analog input voltage range in this
application is 0V to 5V.
6800pF X
1
8M
(5 + 0.13)
50µA
. 12
=. 2
An A-D converter system with resolution of approximately
12 bits can be formed.
Recommended operational settings according to clock frequency,resolution,and time required for
discharge(decoder mode 1)
Counter clock
Resolution
10-bit
8MHz
Change current
II(µA)
50
100
11-bit
50
100
12-bit
50
100
Resistance to determine
constant current RI(kΩ)
24
12
24
12
24
12
24
12
24
12
24
12
50
100
50
16MHz
11-bit
100
50
12-bit
100
Note 1.Discharge time Tdi=(CI X VIAmax+0.49 )
1mA
The values in this table apply when VIAmax is 5V.
10-bit
MITSUBISHI
ELECTRIC
Integration
capacitance CI
1400pF
2800pF
2800pF
5600pF
5600pF
12000pF
700pF
1400pF
1400pF
2800pF
2800pF
5600pF
Discharge time
Tdi(µs)
7.7
15.4
15.4
30.7
30.7
65.9
3.9
7.7
7.7
15.4
15.4
30.7
( 7 / 9 )
MITSUBISHI<Dig.Ana.INTERFACE>
M62301SP,FP
10~12-BIT 4CH INTEGRATING A-D CONVERTER
TYPICAL CHARACTERISTICS
THERMAL DERATING
ANALOG PART SUPPLY CURRENT
VS.SUPPLY VOLTAGE
1000
2.0
800
600
1.0
400
200
0
0
25
50
100
75
0
125
0
5
ANALOG Vcc (V)
AMBIENT TEMPERATURE Ta(°C)
STANDARD VOLTAGE VS.
AMBIENT TEMPERATURE
LINEAR ERROR
1.24
0.05
1.23
0.04
1.22
0.03
1.21
0.02
1.20
0.01
1.19
-20
0
20
40
60
10
RI=24kΩ
RI=12kΩ
0
80
AMBIENT TEMPERATURE Ta (V)
2.0
1.0
0
(OSR)
2.5
(FSR)
ANALOG INPUT RANGE VIA(V)
INT OUTPUT “L“ LEVEL
VS.OUTPUT CURRENT
INT OUTPUT VS.AMBIENT TEMPERATURE
1.0
0.9
200
0.8
0.7
0.6
0.5
100
0.4
0.3
0.2
0.1
0
0
0.1
1
0
-20
10
INT OUTPUT CURRENT IO INT (mA)
0
20
40
80
60
AMBIENT TEMPERATURE Ta (°C)
MITSUBISHI
ELECTRIC
(
8 / 9 )
MITSUBISHI<Dig.Ana.INTERFACE>
M62301SP,FP
10~12-BIT 4CH INTEGRATING A-D CONVERTER
DETECTION VOLTAGE vs.
AMBIENT TEMPERATURE
RESET SUPPLY CURRENT VS.
SUPPLY VOLTAGE
2.0
4.7
1.8
1.6
4.6
1.4
1.2
1.0
4.5
0.8
4.4
0.6
0.4
4.3
0.2
4.2
0
0 1 2
3
4 5
6 7 8 9 10
-20
RESET VOLTAGE Vcc VRE (V)
0
20
40
60
80
AMBIENT TEMPERATURE Ta(°C)
RESET OUTPUT “L“ LEVEL
VS.OUTPUT CURRENT
DELAY TIME VS.AMBIENT TEMPERATURE
250
1.0
0.9
200
0.8
0.7
150
0.6
0.5
100
0.4
0.3
0.2
50
0.1
0
0
0.1
1
0
-20
10
0
20
40
60
80
AMBIENT TEMPERATURE Ta(°C)
RESET OUTPUT CURRENT IORE (mA)
LIMIT RESET VOLTAGE
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
RL=2.2kΩ
0.4
RL=100kΩ
0.2
0
0
0.6
1.0
2.0
RESET VOLTAGE Vcc VRE (V)
MITSUBISHI
ELECTRIC
( 9 / 9 )