ETC NRF0433-IC

PRODUCT SPECIFICATION
RF0433
Single chip 433MHz RF Transceiver
FEATURES
•
•
APPLICATIONS
•
•
•
•
True single chip FSK transceiver
On chip UHF synthesiser, 4MHz
crystal reference
433MHz ISM band operation
Few external components required
Up to 10mW transmit power
No setup/configuration
•
•
•
•
•
•
•
•
Alarm and Security Systems
Home Automation
Remote Control
Surveillance
Automotive
Telemetry
Toys
Wireless Communication
GENERAL DESCRIPTION
nRF0433 is a true single chip UHF transceiver designed to operate in the 433MHz
ISM (Industrial, Scientific and Medical) frequency band. It features Frequency Shift
Keying (FSK) modulation and demodulation capability. nRF0433 operates at bit rates
up to 9600 bit/s. Transmit power can be adjusted to a maximum of 10dBm. It features
a differential antenna interface and an internal transmit/receive switch. nRF0433
operates from a single +5V DC supply.
As a primary application, nRF0433 is intended for design of UHF transceivers in
compliance with the European Telecommunication Standard Institute (ETSI)
specification EN 300 220-1 V1.2.1.
QUICK REFERENCE DATA
Parameter
Value
Unit
Frequency
Modulation
Frequency deviation
Max. RF output power @ 400Ω
Sensitivity @ 400Ω, BR=1200 bps, BER<10-3
Maximum baud rate
Supply voltage DC
Receive supply current
Transmit supply current @ -2 dBm RF output power
433.936
FSK
±15
10
-103
9600
5
23
33
MHz
kHz
dBm
dBm
bit/s
V
mA
mA
Table 1. nRF0433 quick reference data.
ORDERING INFORMATION
Type number
Description
Version
nRF0433-IC
nRF0433-EVKIT
20 pin SOIC
Evaluation kit with nRF0433 IC on board
i-2
e-2
Table 2. nRF0433 ordering information.
Nordic VLSI ASA
Revision: 3.2
-
Vestre Rosten 81, N-7075 Tiller, Norway
Page 1 of 14
Phone +4772898900
-
Fax +4772898989
February 2000
PRODUCT SPECIFICATION
nRF0433 Single chip RF Transceiver
BLOCK DIAGRAM
DOUT
LNA
10
TXEN
DIN
19
16
9
15
OSC
PLL
20
1
3
ANT1
ANT2
PA
4
5
6
11
RF_PWR
INDUCTOR
VDD
FILTER
Figure 1. nRF0433 block diagram with external components.
PIN FUNCTIONS
Pin
Name
Pin function
Description
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
XC1
VDD
FILT2
FILT1
VCO1
VCO2
VSS
VDD
DIN
DOUT
RF_PWR
VSS
VDD
VSS
ANT2
ANT1
VSS
VDD
TXEN
Input
Power
Input
Input
Input
Input
Ground
Power
Input
Output
Input
Ground
Power
Ground
Input/Output
Input/Output
Ground
Power
Input
20
XC2
Output
Crystal oscillator input
Power supply +5V DC
Loop filter ground (0V)
Loop filter
External inductor for VCO
External inductor for VCO
Ground (0V)
Power supply +5V DC
Data input
Data output
Transmitter power setting
Ground (0V)
Power supply +5V DC
Ground (0V)
Antenna terminal
Antenna terminal
Ground (0V)
Power supply +5V DC
Select transmit/receive mode.
TXEN = “1” ⇒ Transmit mode
TXEN = “0” ⇒ Receive mode
Crystal oscillator output
Table 3. nRF0433 pin functions.
Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway Revision: 3.2
Page 2 of 14
Phone +4772898900 - Fax +4772898989
February 2000
PRODUCT SPECIFICATION
nRF0433 Single chip RF Transceiver
ELECTRICAL SPECIFICATIONS
(VDD = +5V DC, VSS = 0V, f0 = 433.936MHz, TA= -25°C to +75°C)
Symbol
VDD
VSS
IDD
PRF
VIH
VIL
VOH
VOL
IH
IL
f0
∆f
fIF
BWIF
fXTAL
ZI
Parameter (condition)
Min.
Typ.
Max.
Units
Supply voltage DC
4.75
5
5.25
V
Ground
0
V
Total current consumption
Receive mode
23
mA
Transmit mode @ -2 dBm RF output power
33
mA
10
dBm
Max. RF output power @ 400Ω load
Logic “1” input voltage
VDD
V
0.7⋅VDD
Logic “0” input voltage
0
V
0.3⋅VDD
Logic “1” output voltage (IOH = - 1.0mA)
VDD
V
0.7⋅VDD
Logic “0” output voltage (IOL = 1.0mA)
0
V
0.3⋅VDD
Logic “1” input current (VI = VDD)
±20
µA
Logic “0” input current (VI = VSS)
±20
µA
Frequency
433.936
MHz
Modulation
FSK
Frequency deviation
kHz
±15
IF frequency
400
kHz
IF bandwidth
65
85
kHz
Crystal frequency
4.0
MHz
Crystal frequency stability requirement 1)
ppm
±45
-103
dBm
Sensitivity @ 400Ω,BR=9600 bps,BER < 10-3
Baudrate
9600
bit/s
Antenna port differential impedance
400
Ω
Spurious emission
Compliant with EN 300-220-1 V1.2.1 2)
Table 4. nRF0433 electrical specifications.
1)
2)
Maximum 5dB sensitivity degradation at temperature extremes. See also page 8.
With a PCB loop antenna or a differential to single ended matching network to a 50Ω antenna.
ABSOLUTE MAXIMUM RATINGS
Supply voltages
VDD .............................. - 0.3V to +6V
VSS ................................................ 0V
Input voltage
VI ......................- 0.3V to VDD + 0.3V
Power dissipation
PD (TA=25°C)........................... 250mW
Temperatures
Operating Temperature….-25°C to +85°C
Storage Temperature..- 40°C to +125°C
Output voltage
VO .....................- 0.3V to VDD + 0.3V
Note: Stress exceeding one or more of the limiting values may cause permanent
damage to the device.
ATTENTION!
Electrostatic Sensitive Device
Observe Precaution for handling.
Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway Revision: 3.2
Page 3 of 14
Phone +4772898900 - Fax +4772898989
February 2000
PRODUCT SPECIFICATION
nRF0433 Single chip RF Transceiver
PIN ASSIGNMENT
XC1
1
VDD
2
20 XC2
19 TXEN
FILT2
3
nRF0433
FILT1
4
20 pin SOIC
VCO1
5
16 ANT1
VCO2
6
15 ANT2
VSS
7
14 VSS
VDD
8
13 VDD
DIN
9
12 VSS
DOUT
10
11 RF_PWR
18 VDD
17 VSS
Figure 2. nRF0433 pin assignment.
PACKAGE OUTLINE
nRF0433, 20 pin SOIC. (Dimensions in mm.)
20 19 18
E
H
1 2 3
D
α
A1 A
e
Package Type
20 pin SOIC
(300 mil)
b
Min
Max
L
D
12.60
13.00
E
7.40
7.60
H
10.00
10.65
A
2.35
2.65
A1
0.10
0.30
e
1.27
b
0.33
0.51
L
0.40
1.27
Copl.
0.10
α
0°
8°
Figure 3. SOIC-20 Package outline.
Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway Revision: 3.2
Page 4 of 14
Phone +4772898900 - Fax +4772898989
February 2000
PRODUCT SPECIFICATION
nRF0433 Single chip RF Transceiver
IMPORTANT TIMING DATA
Power up time
The time from power is switched on until the synthesised frequency is stable is the
power up time, ton. ton is 75 ms for nRF0433. Power up time can be reduced if a stable
4MHz reference signal (eg. from the driver pin of an active micro-controller) is
available at the XC1 input when powering up the transceiver. In this case ton is 7.5 ms.
Figure 4 shows a circuit diagram of a typical application. Note that these times may
vary depending on the crystal used.
micro
controller
X1
8.2M
R
XC2
nRF0433
CS
X2
XC1
5.6pF
C1
(22pF)
4.0 MHz
C2
(22pF)
Figure 4. nRF0433 with an external reference oscillator (example).
Power up in transmit-mode
To avoid spurious emission outside the ISM-band during power-up of nRF0433, the
TXEN-input must be kept low until the synthesised frequency is stable (ton),
see figure 5.
When enabling transmit-mode, no data should be transmitted before the TXEN-input
has been high for at least 3ms (tdata-ton).
VDD
TXEN
DIN
t
ton
tdata
Figure 5. Power up timing diagram for nRF0433.
Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway Revision: 3.2
Page 5 of 14
Phone +4772898900 - Fax +4772898989
February 2000
PRODUCT SPECIFICATION
nRF0433 Single chip RF Transceiver
Power up in receive mode
During power up in receive mode, the receiver can not receive data until the VDD pins
have been stable at 5V (±5%) for at least 75ms (ton). If an external reference oscillator
is used (figure 4), the receiver may receive data after 7.5ms.
Switching TX ↔ RX
The receiver may not receive data before the TXEN-input has been low for at least
3ms.
No data should be transmitted before the TXEN-input has been high for at least 3ms.
Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway Revision: 3.2
Page 6 of 14
Phone +4772898900 - Fax +4772898989
February 2000
PRODUCT SPECIFICATION
nRF0433 Single chip RF Transceiver
APPLICATION INFORMATION
Antenna input/output
The ANT1 and ANT2 pins provide RF input to the LNA when nRF0433 is in receive
mode, and RF output from the PA when nRF0433 is in transmit mode. The antenna
connection to nRF0433 is differential and the recommended impedance at the antenna
port is 400Ω.
Figure 7 shows a typical application schematic with a differential loop antenna on a
Printed Circuit Board (PCB). If a single ended 50Ω antenna is preferred, the most
convenient solution is to connect the antenna to nRF0433 using an 8:1 impedance
transformer as a balun, see figure 6a). The transformer must have a centre tap at the
primary side (primary side connected to the ANT1/ANT2 pins), as explained below.
The output stage (PA) consists of two open collector transistors in a differential pair
configuration. +5V DC to the PA must be supplied through the collector load. When
connecting a differential loop antenna to the ANT1/ANT2 pins, +5V DC should be
supplied through the centre of the loop antenna as shown in figure 7. When using an
8:1 impedance transformer as a balun, +5V DC to the PA should be supplied through
the centre tap at the primary side of the transformer as shown in figure 6a).
A single ended antenna can also be connected to nRF0433 by using the differential to
single ended matching network as shown in figure 6b). The layout of these matching
networks is critical, see application note nAN400-04, “nRF0433 RF and antenna
+5V
+5V
100pF
100pF
100nH
RF in/out 50 ohm
1
ANT1
5
RF in/out 50 ohm
ANT1
5.6pF
nRF0433
82nH
2
nRF0433
22nH
2.2pF
ANT2
3
4
ANT2
5.6pF
a)
b)
Figure 6. Connection of nRF0433 to single ended antenna by using a) a balun or
b) a differential to single ended matching network.
RF output power
Output power is set by the external bias resistor R3 connected between RF_PWR and
+5V as shown in figure 7. The RF output power can be set to one of four levels as
shown in table 5.
Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway Revision: 3.2
Page 7 of 14
Phone +4772898900 - Fax +4772898989
February 2000
PRODUCT SPECIFICATION
nRF0433 Single chip RF Transceiver
Output power and DC power supply current versus external bias resistor value is
shown in table 5 for a differential load of 400Ω.
Bias resistor connected
between VDD and RF_PWR
[kΩ
Ω]
RF output power
@ 400Ω
Ω , differential
[dBm]
Power supply current,
IDD
[mA]
1000 / Open
150
100
68
10
4
-2
-12
46
37
33
31
Table 5. RF output power settings.
PLL loop filter
The PLL synthesizer loop filter is an external, single-ended second order lag/lead filter.
The recommended filter component values are: C1 = 270 pF, C2 =5.6 nF, R1 = 27 kΩ.
VCO inductor
The on-chip voltage controlled oscillator (VCO) needs an external 22nH inductor
connected between the VCO1 and VCO2 pins to operate. This inductor should be a
high quality chip inductor, Q > 45 @ 433 MHz, with a maximum tolerance of ± 3%,
see table 6. See also page 9 for PCB layout guidelines.
Vendors
Predan
Pulse
WWW address
http://www.predan.com
http://www.pulseeng.com
Coilcraft
http://www.coilcraft.com
muRata
http://www.murata.com
Part. no., 22 nH inductors, 0805
CS0805-220G
PE-0805CD220GTT
PE-0805CM220GTT
0805CS-220XGBC
0805HT-22NTGBC
LQW1608A22NG00
Table 6. Vendors and part. no. for suitable 22nH inductors.
Transmit/receive mode selection
TXEN is a digital input for selection of transmit or receive mode.
TXEN = “1” selects transmit mode.
TXEN = “0” selects receive mode.
DIN (data input) and DOUT (data output)
The DIN pin is the input to the digital modulator of the transmitter. The input signal to
this pin should be standard CMOS logic level at data rates up to 9600 bit/s.
The demodulated digital output data appear at the DOUT pin at standard CMOS logic
levels. f0 + ∆f → “1”, f0 - ∆f → “0”.
Frequency difference between transmitter and receiver
For optimum performance, the total frequency difference between transmitter and
receiver should not exceed 70 ppm (30 kHz). This yields a crystal stability requirement
Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway Revision: 3.2
Page 8 of 14
Phone +4772898900 - Fax +4772898989
February 2000
PRODUCT SPECIFICATION
nRF0433 Single chip RF Transceiver
of +/- 35 ppm for the transmitter and receiver. Additional frequency difference will
result in a -12dB/octave drop in receiver sensitivity. The functional window of the
transmission link is typically 450 ppm (200 kHz).
Example: A crystal with +/- 20 ppm frequency tolerance and +/- 25 ppm frequency
stability over temperature (-25C to +75C) has a worst case frequency difference of 45
ppm. If the transmitter and receiver operate in different temperature environments, the
resulting worst-case frequency difference may be as high as 90 ppm. Resulting drop in
sensitivity due to the extra 20 ppm, is then approx. 5dB.
PCB layout and decoupling guidelines
A well-designed PCB is necessary to achieve good RF performance. A PCB with a
minimum of two layers inclusive a ground plane is recommended for optimum
performance.
The nRF0433 +5V DC supply voltage should be decoupled as close as possible to the
VDD pins with a high performance RF capacitor (e.g. 100 pF ceramic). It is preferable
to mount a large surface mount capacitor (e.g. 2.2 µF ceramic) in parallel with the
smaller value capacitors. The nRF0433 supply voltage should be filtered separately
from the supply voltages of any digital circuitry.
Long power supply lines on the PCB should be avoided. All device grounds, VDD
connections and VDD bypass capacitors must be connected as close as possible to the
IC package. For a PCB with a topside RF ground plane, the VSS pins should be
connected directly to the ground plane. For a PCB with a bottom ground plane, the
best technique to connect the VSS pins to ground, is to have via holes in, or close to
the VSS pad.
Full swing digital data or control signals should not be routed close to the PLL loop
filter and the external VCO inductor.
The VCO inductor placement is important. The optimum placement of the VCO
inductor gives a PLL loop filter voltage of 1.25 +/- 0.5 V. For a 0805 size inductor the
length between the centre of the VCO1(2) pad and the centre of the inductor pad
should be 2.5 mm, see figure 8 (layout, top view).
PCB layout example
Figure 8 shows a PCB layout example for the application schematic in Figure 7.
A double-sided FR-4 board of 1.6mm thickness is used. This PCB has a continuous
ground plane on the bottom layer. Additionally, there are ground areas on the
component side of the board to ensure sufficient grounding of critical components. A
large number of via holes connect the top layer ground areas to the bottom layer
ground plane. There is no ground plane behind the antenna.
For more layout information, please refer to application note nAN400-04,
“nRF0433 RF and antenna layout”.
Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway Revision: 3.2
Page 9 of 14
Phone +4772898900 - Fax +4772898989
February 2000
PRODUCT SPECIFICATION
nRF0433 Single chip RF Transceiver
APPLICATION SCHEMATIC
+5V
R2
1M
C5
2.2uF
X1
4.000 MHz
C3
22pF
C4
22pF
R3
1M
REFERENCE
U1
C2
5.6nF
L1
22nH
C1
270pF
C6
100pF
R1
27K
C7
100pF
1
2
3
4
5
6
7
8
9
10
XC1
VDD
FILT2
FILT1
VCO1
VCO2
VSS
VDD
DIN
DOUT
XC2
TXEN
VDD
VSS
ANT1
ANT2
VSS
VDD
VSS
RF_PWR
20
19
18
17
16
15
14
13
12
11
nRF0433
Single chip 433MHz RF Transceiver
C10
1.2pF
R4
330K aaaaaaaa
C9
100pF
C11
1.2pF
C8
100pF
J1
Loop antenna
30x50mm
Q=50
PLL FILTER
DOUT
DIN
TXEN
Figure 7. nRF0433 application Schematic.
Component
C1
C2
C3
C4
C5
C6
C7
C8
C9
C10
C11
L1
Description
Value
Units
NP0 ceramic chip capacitor, (PLL loop filter)
X7R ceramic chip capacitor, (PLL loop filter)
NP0 ceramic chip capacitor, (Crystal oscillator)
NP0 ceramic chip capacitor, (Crystal oscillator)
X7R ceramic chip capacitor, (Supply decoupling)
NP0 ceramic chip capacitor, (Supply decoupling)
NP0 ceramic chip capacitor, (Supply decoupling)
NP0 ceramic chip capacitor, (Supply decoupling)
NP0 ceramic chip capacitor, (Supply decoupling)
NP0 ceramic chip capacitor, (Antenna tuning)*
NP0 ceramic chip capacitor, (Antenna tuning)*
VCO inductor, tolerance ±3%, Q>45 @ 433 MHz
Recommended inductor part.no.:
270
5.6
22
22
2.2
100
100
100
100
1.2±0.1
1.2±0.1
22
pF
nF
pF
pF
µF
pF
pF
pF
pF
pF
pF
nH
27
1
1
330
4.000
kΩ
MΩ
MΩ
kΩ
MHz
Predan:
Pulse:
Part.no.: CS0805-220G
Part.no.: PE-0805CD220GTT
Part.no.: PE-0805CM220GTT
Coilcraft: Part.no.: 0805CS-220XGBC
Part.no.: 0805HT-22NTGBC
muRata: Part.no.: LQW1608A22NG00
R1
R2
R3
R4
X1
1/8W chip resistor, (PLL loop filter)
1/8W chip resistor, (Crystal oscillator)
1/8W chip resistor, (Transmitter power setting)
1/8W chip resistor, (Antenna Q reduction)
Crystal
Table 7. Recommended External Components.
* Capacitors with larger tolerance than specified will result in de-tuning of the antenna
and reduced communication distance.
Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway Revision: 3.2
Page 10 of 14
Phone +4772898900 - Fax +4772898989
February 2000
PRODUCT SPECIFICATION
nRF0433 Single chip RF Transceiver
Top silk screen
Top view
Bottom silk screen
Bottom view
Figure 8. PCB layout (example) for nRF0433 with loop antenna (not actual size).
Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway Revision: 3.2
Page 11 of 14
Phone +4772898900 - Fax +4772898989
February 2000
PRODUCT SPECIFICATION
nRF0433 Single chip RF Transceiver
DEFINITIONS
Data sheet status
Objective product
specification
Preliminary product
specification
Product specification
This datasheet contains target specifications for product development.
This datasheet contains preliminary data; supplementary data may be
published from Nordic VLSI ASA later.
This datasheet contains final product specifications. Nordic VLSI ASA
reserves the right to make changes at any time without notice in order to
improve design and supply the best possible product.
Limiting values
Stress above one or more of the limiting values may cause permanent damage to the device. These are stress
ratings only and operation of the device at these or at any other conditions above those given in the
Specifications sections of the specification is not implied. Exposure to limiting values for extended periods
may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
Table 8. Definitions.
Nordic VLSI ASA reserves the right to make changes without further notice to the
product to improve reliability, function or design. Nordic VLSI does not assume any
liability arising out of the application or use of any product or circuits described herein.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices, or systems
where malfunction of these products can reasonably be expected to result in personal
injury. Nordic VLSI ASA customers using or selling these products for use in such
applications do so at their own risk and agree to fully indemnify Nordic VLSI ASA for
any damages resulting from such improper use or sale.
Product specification: Revision Date: 29.02.2000.
Datasheet order code: 290200-nRF0433.
All rights reserved ®. Reproduction in whole or in part is prohibited without the prior
written permission of the copyright holder.
Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway Revision: 3.2
Page 12 of 14
Phone +4772898900 - Fax +4772898989
February 2000
PRODUCT SPECIFICATION
nRF0433 Single chip RF Transceiver
YOUR NOTES
Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway Revision: 3.2
Page 13 of 14
Phone +4772898900 - Fax +4772898989
February 2000
PRODUCT SPECIFICATION
nRF0433 Single chip RF Transceiver
Nordic VLSI - World Wide Distributors
For Your nearest dealer, please see http://www.nvlsi.no
Main Office:
Vestre Rosten 81, N-7075 Tiller, Norway
Phone: +47 72 89 89 00, Fax: +47 72 89 89 89
E-mail: [email protected]
Visit the Nordic VLSI ASA website at http://www.nvlsi.no
Revision: 3.2
Page 14 of 14
February 2000