TLV70018-Q1 TLV70012-Q1 www.ti.com SLVSB67A – NOVEMBER 2011 – REVISED MARCH 2012 300-mA, Low-IQ, Low-Dropout Regulator Check for Samples: TLV70012-Q1 FEATURES DESCRIPTION • • The TLV700xx-Q1 series of low-dropout (LDO) linear regulators are low quiescent current devices with excellent line and load transient performance. These LDOs are designed for power-sensitive applications. A precision bandgap and error amplifier provides overall 2% accuracy. Low output noise, high powersupply rejection ratio (PSRR), and low-dropout voltage make this series of devices ideal for a wide selection of battery-operated handheld equipment. All device versions have thermal shutdown and current limit for safety. 1 23 • • • • • • • (1) Qualified for Automotive Applications AEC-Q100 Qualified With the Following Results: – Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range – Device HBM ESD Classification Level H2 – Device CDM ESD Classification Level C3B 2% Accuracy Low IQ: 35 μA Fixed-Output Voltage Combinations Possible from 1.2 V to 4.8 V High PSRR: 68 dB at 1 kHz Stable With Effective Capacitance of 0.1 μF(1) Thermal Shutdown and Overcurrent Protection Packages: SOT23-5 and 1,5-mm × 1,5-mm SON-6 Furthermore, these devices are stable with an effective output capacitance of only 0.1 μF. This feature enables the use of cost-effective capacitors that have higher bias voltages and temperature derating. The devices regulate to specified accuracy with no output load. The TLV700xx-Q1 series of LDO linear regulators are available in SOT23-5 and 1,5mm × 1,5mm SON-6 packages. See the Input and Output Capacitor Requirements in the Application Information section. Typical Application Circuit (Fixed-Voltage Versions) APPLICATIONS • • • • MP3 Players ZigBee® Networks Bluetooth® Devices Li-Ion Operated Handheld Products VIN IN OUT CIN COUT VOUT 1 mF Ceramic TLV700xx On Off EN GND TLV700xx 5 Pin DDC (TOP VIEW) IN 1 GND 2 EN 3 5 OUT 4 N/C 1 2 3 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Bluetooth is a registered trademark of Bluetooth SIG. ZigBee is a registered trademark of the ZigBee Alliance. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 2011–2012, Texas Instruments Incorporated TLV70018-Q1 TLV70012-Q1 SLVSB67A – NOVEMBER 2011 – REVISED MARCH 2012 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. ORDERING INFORMATION (1) TA PACKAGE –40°C to 125°C (1) ORDERABLE PART NUMBER 5 Pin DDC, SOT23 Reel of 3000 TOP SIDE MAKING TLV70018QDDCRQ1 DAL TLV70040QDDCRQ1 Preview TLV70012QDDCRQ1 SDO For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com. ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range (unless otherwise noted) (1) VALUE Voltage (2) Current (source) MAX IN –0.3 +6.0 V EN –0.3 +6.0 V OUT –0.3 +6.0 V OUT Internally Limited Output short-circuit duration Indefinite Temperature Electrostatic Discharge Rating (1) (2) UNIT MIN Operating virtual junction, TJ –55 +150 °C Storage, Tstg –55 +150 °C Human Body Model (HBM) AEC-Q100 Classification Level H2 2 kV Charged Device Model (CDM) AEC-Q100 Classification Level C3B 750 V Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability. All voltages are with respect to network ground terminal. DISSIPATION RATINGS BOARD PACKAG E RθJC Low-K (1) DDC 90°C/W (2) DDC 90°C/W High-K (1) (2) 2 RθJA DERATING FACTOR ABOVE TA = 25°C TA ≤ 25°C TA = 70°C TA = 85°C TA = 125°C 280°C/W 3.6 mW/°C 360 mW 200 mW 145 mW 51 mW 200°C/W 5.0 mW/°C 500 mW 275 mW 200 mW 106 mW The JEDEC low-K (1s) board used to derive this data was a 3-inch × 3-inch, two-layer board with 2-ounce copper traces on top of the board. The JEDEC high-K (2s2p) board used to derive this data was a 3-inch × 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board. Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated Product Folder Link(s): TLV70012-Q1 TLV70018-Q1 TLV70012-Q1 www.ti.com SLVSB67A – NOVEMBER 2011 – REVISED MARCH 2012 ELECTRICAL CHARACTERISTICS At VIN = VOUT(TYP) + 0.5 V or 2 V (whichever is greater); IOUT = 10 mA, VEN = 0.9 V, COUT = 1.0 μF, and TA = –40°C to +125°C, unless otherwise noted. Typical values are at TA = +25°C. SPACE PARAMETER TEST CONDITIONS VIN Input voltage range VOUT DC output accuracy –40°C ≤ TA ≤ +125°C ΔVO/ΔVIN Line regulation ΔVO/ΔIOUT Load regulation ICL IGND ISHDN PSRR VN tSTR Ground pin current Ground pin current (shutdown) MAX UNIT 5.5 V 0.5 +2 % VOUT(NOM) + 0.5 V ≤ VIN ≤ 5.5 V, IOUT = 10 mA 1 5 mV 0 mA ≤ IOUT ≤ 300 mA, TLV70018-Q1 1 15 0 mA ≤ IOUT ≤ 300 mA, TLV70012-Q1 1 20 500 860 mA 35 55 μA VOUT = 0.9 × VOUT(NOM) –2 320 IOUT = 0 mA mV IOUT = 300 mA, VIN = VOUT + 0.5 V 370 μA VEN ≤ 0.4 V, VIN = 2.0 V 400 nA VEN ≤ 0.4 V, 2.0 V ≤ VIN ≤ 4.5 V, TA = –40°C to +85°C 1 2 μA VEN ≤ 0.4 V, 2.0 V ≤ VIN ≤ 4.5 V, TA = +85°C to +125°C 1 2.5 μA VIN = 2.3 V, VOUT = 1.8 V, IOUT = 10 mA, f = 1 kHz 68 dB Output noise voltage BW = 100 Hz to 100 kHz, VIN = 2.3 V, VOUT = 1.8 V, IOUT = 10 mA 48 μVRMS Startup time (1) Enable pin high (enabled) VEN(LO) Enable pin low (disabled) UVLO TYP 2 Power-supply rejection ratio VEN(HI) IEN (1) Output current limit MIN COUT = 1.0 μF, IOUT = 300 mA 1.9 V Shutdown, temperature increasing +165 °C Reset, temperature decreasing +145 VIN rising Operating temperature V μA Undervoltage lockout TA 0.4 V 0.04 VIN = VEN = 5.5 V Thermal shutdown temperature VIN 0 Enable pin current TSD μs 100 0.9 –40 °C +125 °C Startup time = time from EN assertion to 0.98 × VOUT(NOM). Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated Product Folder Link(s): TLV70012-Q1 3 TLV70018-Q1 TLV70012-Q1 SLVSB67A – NOVEMBER 2011 – REVISED MARCH 2012 www.ti.com FUNCTIONAL BLOCK DIAGRAMS IN OUT Current Limit Thermal Shutdown UVLO EN Bandgap LOGIC TLV700xx Series GND Figure 1. TLV70018-Q1 IN OUT Current Limit Thermal Shutdown UVLO EN 120W Bandgap LOGIC TLV700xxP Series GND Figure 2. TLV70018-Q1P 4 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated Product Folder Link(s): TLV70012-Q1 TLV70018-Q1 TLV70012-Q1 www.ti.com SLVSB67A – NOVEMBER 2011 – REVISED MARCH 2012 PIN CONFIGURATIONS DDC PACKAGE SOT23-5 (TOP VIEW) IN 1 GND 2 EN 3 5 OUT 4 NC PIN DESCRIPTIONS PIN NAME SOT23-5 DBV IN 1 Input pin. A small 1-μF ceramic capacitor is recommended from this pin to ground to assure stability and good transient performance. See Input and Output Capacitor Requirements in the Application Information section for more details. GND 2 Ground pin EN 3 Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode and reduces operating current to 1 μA, nominal. For TLV70018-Q1P, output voltage is discharged through an internal 120-Ω resistor when device is shut down. NC 4 No connection. This pin can be tied to ground to improve thermal dissipation. OUT 5 Regulated output voltage pin. A small 1-μF ceramic capacitor is needed from this pin to ground to assure stability. See Input and Output Capacitor Requirements in the Application Information section for more details. DESCRIPTION Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated Product Folder Link(s): TLV70012-Q1 5 TLV70018-Q1 TLV70012-Q1 SLVSB67A – NOVEMBER 2011 – REVISED MARCH 2012 www.ti.com TYPICAL CHARACTERISTICS Over operating temperature range (TJ = –40°C to +125°C), VIN = VOUT(TYP) + 0.5 V or 2 V, whichever is greater; IOUT = 10 mA, VEN = VIN, COUT = 1.0 μF, unless otherwise noted. Typical values are at TJ = +25°C. LINE REGULATION LINE REGULATION 1.90 1.90 VOUT = 1.8 V IOUT = 10 mA 1.88 1.86 1.84 1.84 1.82 1.82 VOUT (V) VOUT (V) 1.86 1.80 1.78 1.76 1.72 1.80 1.78 1.76 +125°C +85°C +25°C -40°C 1.74 VOUT = 1.8 V IOUT = 300 mA 1.88 +125°C +85°C +25°C -40°C 1.74 1.72 1.70 1.70 2.1 2.6 3.1 3.6 4.1 VIN (V) 4.6 5.1 2.3 5.6 2.7 3.1 Figure 3. 3.5 3.9 VIN (V) 4.3 4.7 5.5 5.1 Figure 4. LOAD REGULATION DROPOUT VOLTAGE vs INPUT VOLTAGE 350 1.90 IOUT = 300mA VOUT = 1.8 V 1.88 300 1.86 250 1.82 VDO (mV) VOUT (V) 1.84 1.80 1.78 1.76 1.72 50 100 150 200 250 +125°C +85°C +25°C -40°C 50 0 2.25 1.70 0 150 100 +125°C +85°C +25°C -40°C 1.74 200 300 2.75 3.25 IOUT (mA) Figure 5. DROPOUT VOLTAGE vs OUTPUT CURRENT OUTPUT VOLTAGE vs TEMPERATURE 1.90 VOUT = 4.8 V VOUT = 1.8 V 1.88 250 1.86 1.84 VOUT (V) 200 VDO (mV) 4.75 4.25 Figure 6. 300 150 100 +125°C +85°C +25°C -40°C 50 0 1.82 1.80 1.78 1.76 10mA 150mA 200mA 1.74 1.72 1.70 0 50 100 150 200 250 300 -40 -25 -10 IOUT (mA) Figure 7. 6 3.75 VIN (V) 5 20 35 50 65 Temperature (°C) 80 95 110 125 Figure 8. Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated Product Folder Link(s): TLV70012-Q1 TLV70018-Q1 TLV70012-Q1 www.ti.com SLVSB67A – NOVEMBER 2011 – REVISED MARCH 2012 TYPICAL CHARACTERISTICS (continued) Over operating temperature range (TJ = –40°C to +125°C), VIN = VOUT(TYP) + 0.5 V or 2 V, whichever is greater; IOUT = 10 mA, VEN = VIN, COUT = 1.0 μF, unless otherwise noted. Typical values are at TJ = +25°C. GROUND PIN CURRENT vs INPUT VOLTAGE GROUND PIN CURRENT vs LOAD 450 50 VOUT = 1.8 V 45 40 350 35 300 30 IGND (mA) IGND (mA) VOUT = 1.8 V 400 25 20 15 5 200 150 +125°C +85°C +25°C -40°C 10 250 +125°C +85°C +25°C -40°C 100 50 0 0 2.1 2.6 3.1 3.6 4.1 VIN (V) 4.6 5.1 0 5.6 100 50 Figure 9. 200 150 IOUT (mA) 250 300 Figure 10. GROUND PIN CURRENT vs TEMPERATURE 50 SHUTDOWN CURRENT vs INPUT VOLTAGE 2.5 VOUT = 1.8 V 45 VOUT = 1.8 V 2 40 ISHDN (mA) IGND (mA) 35 30 25 20 1.5 1 15 +125°C +85°C +25°C -40°C 0.5 10 5 0 0 -40 -25 -10 5 20 35 50 65 Temperature (°C) 80 95 2.1 110 125 2.6 3.1 3.6 4.1 VIN (V) Figure 11. 5.1 5.6 Figure 12. CURRENT LIMIT vs INPUT VOLTAGE POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY 100 700 VOUT = 1.8 V IOUT = 10 mA 90 600 80 500 IOUT = 150 mA 70 PSRR (dB) ILIM (mA) 4.6 400 300 200 +125°C +85°C +25°C -40°C 100 60 50 40 30 20 10 VIN - VOUT = 0.5 V 0 0 2.3 2.7 3.1 3.5 3.9 VIN (V) 4.3 4.7 5.1 5.5 10 100 1k 10 k 100 k 1M 10 M Frequency (Hz) Figure 13. Figure 14. Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated Product Folder Link(s): TLV70012-Q1 7 TLV70018-Q1 TLV70012-Q1 SLVSB67A – NOVEMBER 2011 – REVISED MARCH 2012 www.ti.com TYPICAL CHARACTERISTICS (continued) Over operating temperature range (TJ = –40°C to +125°C), VIN = VOUT(TYP) + 0.5 V or 2 V, whichever is greater; IOUT = 10 mA, VEN = VIN, COUT = 1.0 μF, unless otherwise noted. Typical values are at TJ = +25°C. POWER-SUPPLY RIPPLE REJECTION vs INPUT VOLTAGE 70 60 PSRR (dB) VOUT = 1.8 V 1 kHz 10 kHz 50 100 kHz 40 30 20 10 0 2.1 2.2 2.3 2.4 2.5 2.6 2.7 OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY Output Spectral Noise Density (mV/ÖHz) 80 10 VOUT = 1.8 V IOUT = 10 mA CIN = COUT = 1 mF 1 0.1 0.01 0.001 10 2.8 100 1k LOAD TRANSIENT RESPONSE LOAD TRANSIENT RESPONSE IOUT 0 mA 5 mV/div VOUT 10 mA 0 mA IOUT VOUT VOUT = 1.8 V 10 ms/div 10 ms/div Figure 17. Figure 18. LOAD TRANSIENT RESPONSE LOAD TRANSIENT RESPONSE tR =tF = 1 ms 50 mA 0 mA 200 mA/div 300mA IOUT 100 mV/div 50 mA/div tR = tF = 1 ms 20 mV/div 10 M tR = tF = 1 ms 200 mA VOUT = 1.8 V VOUT IOUT 0 mA VOUT VOUT = 1.8 V 8 1M Figure 16. 20 mA/div 100 mA/div 100 k Figure 15. tR = tF = 1 ms 50 mV/div 10 k Frequency (Hz) Input Voltage (V) VOUT = 1.8 V 10 ms/div 10 ms/div Figure 19. Figure 20. Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated Product Folder Link(s): TLV70012-Q1 TLV70018-Q1 TLV70012-Q1 www.ti.com SLVSB67A – NOVEMBER 2011 – REVISED MARCH 2012 TYPICAL CHARACTERISTICS (continued) Over operating temperature range (TJ = –40°C to +125°C), VIN = VOUT(TYP) + 0.5 V or 2 V, whichever is greater; IOUT = 10 mA, VEN = VIN, COUT = 1.0 μF, unless otherwise noted. Typical values are at TJ = +25°C. LINE TRANSIENT RESPONSE LINE TRANSIENT RESPONSE 1 V/div 2.9 V Slew Rate = 1 V/ms VIN 2.9 V 2.3 V VIN VOUT VOUT = 1.8 V IOUT = 300 mA 5 mV/div 2.3 V 5 mV/div 1 V/div Slew Rate = 1 V/ms VOUT VOUT = 1.8 V IOUT = 1 mA 1 ms/div Figure 22. LINE TRANSIENT RESPONSE VIN RAMP UP, RAMP DOWN RESPONSE Slew Rate = 1 V/ms VOUT = 1.8 V IOUT = 300 mA 5.5 V 10 mV/div 2.1 V VIN VOUT = 1.8 V IOUT = 1 mA VIN 1 V/div 1 V/div 1 ms/div Figure 21. VOUT VOUT 1 ms/div 200 ms/div Figure 23. Figure 24. Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated Product Folder Link(s): TLV70012-Q1 9 TLV70018-Q1 TLV70012-Q1 SLVSB67A – NOVEMBER 2011 – REVISED MARCH 2012 www.ti.com APPLICATION INFORMATION The TLV70018-Q1 belongs to a new family of nextgeneration value LDO regulators. These devices consume low quiescent current and deliver excellent line and load transient performance. These characteristics, combined with low noise and very good PSRR with little (VIN – VOUT) headroom, make this family of devices ideal for portable RF applications. This family of regulators offers current limit and thermal protection, and is specified from –40°C to +125°C. INPUT AND OUTPUT CAPACITOR REQUIREMENTS Input and output capacitors should be placed as close to the device pins as possible. To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for VIN and VOUT, with the ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should be connected directly to the GND pin of the device. High ESR capacitors may degrade PSRR performance. INTERNAL CURRENT LIMIT 1.0-μF X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature. However, the TLV70018-Q1 is designed to be stable with an effective capacitance of 0.1 μF or larger at the output. Thus, the device is stable with capacitors of other dielectric types as well, as long as the effective capacitance under operating bias voltage and temperature is greater than 0.1 μF. This effective capacitance refers to the capacitance that the LDO sees under operating bias voltage and temperature conditions; that is, the capacitance after taking both bias voltage and temperature derating into consideration. In addition to allowing the use of lowercost dielectrics, this capability of being stable with 0.1-μF effective capacitance also enables the use of smaller footprint capacitors that have higher derating in size- and space-constrained applications. NOTE: Using a 0.1-μF rated capacitor at the output of the LDO does not ensure stability because the effective capacitance under the specified operating conditions would be less than 0.1 μF. Maximum ESR should be less than 200 mΩ. Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1-μF to 1.0-μF, low ESR capacitor across the IN pin and GND pin of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is more than 2 Ω, a 0.1μF input capacitor may be necessary to ensure stability. BOARD LAYOUT RECOMMENDATIONS TO 10 IMPROVE PSRR AND NOISE PERFORMANCE The TLV70018-Q1 internal current limit helps to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of the output voltage. In such a case, the output voltage is not regulated, and is VOUT = ILIMIT × RLOAD. The PMOS pass transistor dissipates (VIN – VOUT) × ILIMIT until thermal shutdown is triggered and the device turns off. As the device cools, it is turned on by the internal thermal shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the Thermal Information section for more details. The PMOS pass element in the TLV70018-Q1 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended. SHUTDOWN The enable pin (EN) is active high. The device is enabled when voltage at EN pin goes above 0.9 V. This relatively lower value of voltage required to turn the LDO on can be exploited to power the LDO with a GPIO of recent processors whose GPIO Logic 1 voltage level is lower than traditional microcontrollers. The device is turned off when the EN pin is held at less than 0.4V. When shutdown capability is not required, EN can be connected to the IN pin. DROPOUT VOLTAGE The TLV70018-Q1 uses a PMOS pass transistor to achieve low dropout. When (VIN – VOUT) is less than the dropout voltage (VDO), the PMOS pass device is in the linear region of operation and the input-tooutput resistance is the RDS(ON) of the PMOS pass element. VDO scales approximately with output current because the PMOS device behaves as a resistor in dropout. Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated Product Folder Link(s): TLV70012-Q1 TLV70018-Q1 TLV70012-Q1 www.ti.com SLVSB67A – NOVEMBER 2011 – REVISED MARCH 2012 As with any linear regulator, PSRR and transient response are degraded as (VIN – VOUT) approaches dropout. This effect is shown in Figure 15 in the Typical Characteristics section. The internal protection circuitry of the TLV70018-Q1 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TLV70018-Q1 into thermal shutdown degrades device reliability. TRANSIENT RESPONSE As with any regulator, increasing the size of the output capacitor reduces over-/undershoot magnitude but increases the duration of the transient response. UNDERVOLTAGE LOCKOUT (UVLO) The TLV70018-Q1 uses an undervoltage lockout circuit to keep the output shut off until internal circuitry is operating properly. THERMAL INFORMATION Thermal protection disables the output when the junction temperature rises to approximately +165°C, allowing the device to cool. When the junction temperature cools to approximately +145°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating. Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. POWER DISSIPATION The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Thermal performance data for TLV70018-Q1 were gathered using the TLV700 evaluation module (EVM), a 2-layer board with two ounces of copper per side. The dimensions and layout for the SOT23-5 (DBV) EVM are shown in Figure 25 and Figure 26. Corresponding thermal performance data are given in Table 1. Note that this board has provision for soldering not only the SOT23-5 package on the bottom layer, but also the SC-70 package on the top layer. Corresponding thermal performance data is again given in Table 1. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heatdissipating layers also improves heatsink effectiveness. Power dissipation depends on input voltage and load conditions. Power dissipation (PD) is equal to the product of the output current and the voltage drop across the output pass element, as shown in Equation 1. PD = (VIN - VOUT) ´ IOUT (1) PACKAGE MOUNTING Solder pad footprint recommendations for the TLV70018-Q1 are available from the Texas Instruments web site at www.ti.com. Table 1. EVM Dissipation Ratings RθJA DERATING FACTOR ABOVE TA = 25°C TA ≤ 25°C TA = 70°C TA = 85°C 90°C/W 280°C/W 3.6 mW/°C 360 mW 200 mW 145 mW 51 mW 90°C/W 200°C/W 5.0 mW/°C 500 mW 275 mW 200 mW 106 mW PACKAG E RθJC (1) DDC High-K (2) DDC BOARD Low-K (1) (2) TA = 125°C The JEDEC low-K (1s) board used to derive this data was a 3-inch × 3-inch, two-layer board with 2-ounce copper traces on top of the board. The JEDEC high-K (2s2p) board used to derive this data was a 3-inch × 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board. Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated Product Folder Link(s): TLV70012-Q1 11 TLV70018-Q1 TLV70012-Q1 SLVSB67A – NOVEMBER 2011 – REVISED MARCH 2012 www.ti.com 18.16 mm 20.7 mm Figure 25. HPA503 EVM Top Layer 18.16 mm 20.7 mm Figure 26. HPA503 EVM Bottom Layer 12 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated Product Folder Link(s): TLV70012-Q1 TLV70018-Q1 TLV70012-Q1 www.ti.com SLVSB67A – NOVEMBER 2011 – REVISED MARCH 2012 17 mm 20.5 mm Figure 27. DSE EVM Top Layer 17 mm 20.5 mm Figure 28. DSE EVM Bottom Layer Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated Product Folder Link(s): TLV70012-Q1 13 PACKAGE OPTION ADDENDUM www.ti.com 31-Aug-2012 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/ Ball Finish MSL Peak Temp (3) TLV70012QDDCRQ1 ACTIVE SOT DDC 5 150 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TLV70018QDDCRQ1 ACTIVE SOT DDC 5 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR Samples (Requires Login) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF TLV70012-Q1, TLV70018-Q1 : • Catalog: TLV70012, TLV70018 NOTE: Qualified Version Definitions: Addendum-Page 1 PACKAGE OPTION ADDENDUM www.ti.com 31-Aug-2012 • Catalog - TI's standard catalog product Addendum-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 31-Aug-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TLV70012QDDCRQ1 SOT DDC 5 150 179.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 TLV70018QDDCRQ1 SOT DDC 5 3000 179.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 31-Aug-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TLV70012QDDCRQ1 SOT DDC TLV70018QDDCRQ1 SOT DDC 5 150 195.0 200.0 45.0 5 3000 195.0 200.0 45.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated