ETC TSM104IN

TSM104/A
QUAD OPERATIONAL AMPLIFIER AND
PROGRAMMABLE VOLTAGE REFERENCE
OPERATIONAL AMPLIFIERS
■ LOW SUPPLY CURRENT : 375µA/op.
(@ VCC = 5V)
■ LOW INPUT BIAS CURRENT : 20nA
■ MEDIUM SPEED : 0.9MHz
■ LOW INPUT OFFSET VOLTAGE : 0.5mV typ
N
DIP16
(Plastic Package)
for TSM104A
■ WIDE POWER SUPPLY RANGE : ±1.5V to
±15V
VOLTAGE REFERENCE
■ ADJUSTABLE OUTPUT VOLTAGE :
Vref to 36V
D
SO16
(Plastic Micropackage)
■ 0.4% AND 1% VOLTAGE PRECISION
■ SINK CURRENT CAPABILITY : 1 to 100mA
■ TYPICAL OUTPUT IMPEDANCE : 0.2Ω
ORDER CODE
DESCRIPTION
Package
The TSM104 is a monolithic IC that includes four
op-amps and an adjustable shunt voltage reference. This device is offering space and cost saving in many applications like power supply management or data acquisition systems.
Part Number Temperature Range
TSM104I/AI
-40°C, +105°C
N
D
•
•
N = Dual in Line Package (DIP)
D = Small Outline Package (SO) - also available in Tape & Reel (DT)
PIN CONNECTIONS (top view)
Output 1
1
16
Output 4
2
15
Inverting Input
3
14
Non-inverting Input 4
4
13
V
5
12
Non-inverting Input 3
6
11
Inverting Input 3
Output 2
7
10
Output 3
Adjus t
8
9
Cathode
Inverting Input 1
Non-inverting Input 1
V
+
CC
Non-inverting Input 2
Inverting Input 2
May 2001
-
CC
1/9
TSM104/A
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
VCC
Supply Voltage
36
V
Vid
Differential Input Voltage
36
V
Vi
Input Voltage
-0.3 to 36
V
Output Short-circuit Duration
Toper
Tj
R thja
Infinite
-55 to +125
°C
Maximum Junction Temperature
150
°C
Thermal Resistance Junction to Ambient (SO package)
150
°C/W
Operating Free-Air Temperature Range
ELECTRICAL CHARACTERISTICS
VCC+ = 5V, VCC- = 0V, Tamb = 25°C (unless otherwise specified)
Symbol
ICC
Parameter
Total Supply Current, excluding current in the Voltage
Reference
VCC+ = 5V, no load
Tmin. < Tamb < Tmax.
VCC+ = 30V, no load
Tmin. < Tamb < Tmax.
2/9
Min
Typ
Max
Unit
mA
1.4
2.4
4
TSM104/A
ELECTRICAL CHARACTERISTICS
VCC+ = 5V, Vcc- = Ground, VO = 1.4V, Tamb = 25°C (unless otherwise specified)
Symbol
Vio
∆Vio
Iio
Iib
Min.
Input Offset Voltage
TSM104, Tamb = 25°C
Tmin ≤ Tamb ≤ Tmax
TSM104A, Tamb = 25°C
Tmin ≤ Tamb ≤ Tmax
Typ.
Max.
1
5
6
3
4
0.5
Input Offset Voltage Drift
Input Offset Current
Tmin ≤ Tamb ≤ Tmax
Input Bias Current
Tmin ≤ Tamb ≤ Tmax
7
2
20
Avd
50
25
100
SVR
Supply Voltage Rejection Ratio
VCC = 5V to 30V
65
100
CMR
Isource
Io
Isink
V OH
VOL
SR
85
Output Current Source
Vo = 2V, Vcc = +15V, Vid = +1V
20
40
Gain Bandwith Product
V CC = 30V, RL = 2k, CL = 100pF
f = 100kHz, Vin = 10mV
THD
Total Harmonic Distortion
f = 1kHz
AV = 20dB, R L = 2, VCC = 30V
CL = 100pF, V o = 2Vpp
en
Equivalent Input Noise Voltage
f = 1kHz, VCC = 30V, R s = 100Ω
Cs
Channel Separation
1kHz < f < 20kHz
Vcc+ -1.5
Vcc+-2
0
0
nA
V
dB
mA
Output Short Circuit to Ground
VCC = +15V
GBP
150
200
µV/°C
nA
dB
70
60
Low Level Output Voltage
R L = 10k
Tmin ≤ Tamb ≤ Tmax
Slew Rate at Unity Gain
Vi = 0.5 to 3V, VCC = 15V
RL = 2kΩ, CL = 100pF, unity gain
30
50
V/mV
Input Voltage Mode Voltage Range
VCC = + 30V see note1)
Tmin ≤ Tamb ≤ Tmax
Common Mode Rejection Ratio
Tmin ≤ Tamb ≤ Tmax
Output Current Sink
Vid = -1V
VCC = +15V, Vo = +2V
High Level Output Voltage
R L = 10k, VCC+ = 30V
Tamb = 25°C
Tmin ≤ Tamb ≤ Tmax
Unit
mV
Large Signal Voltage Gain
VCC = 15V, RL = 2k
VO = 1.4V to 11.4V
Tmin ≤ Tamb ≤ Tmax
Vicm
1.
Parameter
mA
40
10
60
20
mA
V
27
27
28
mV
5
20
20
V/µs
0.1
0.3
0.5
0.9
MHz
%
0.02
50
nV
-----------Hz
dB
120
The input common-mode voltage of either
input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the
common-mode voltage range is VCC+ -1.5V
But either of both inputs can go to +36V without damage.
3/9
TSM104/A
VOLTAGE REFERENCE
Symbol
Ik
Conditi ons
Cathode Current
Symbol
Vref
∆Vref
∆V
ref
---------------∆V
KA
Parameter
Reference Input Voltage
TSM104, Tamb = 25°C
Tmin ≤ Tamb ≤ Tmax
TSM104A, Tamb = 25°C
Tmin ≤ Tamb ≤ Tmax
Unit
1 to 100
mA
Min
Typ
Max
2.475
2.45
2.49
2.48
2.5
2.525
2.55
2.51
2.52
Unit
V
mV
Reference Input Voltage Deviation Over Temperature Range
VKA = Vref , IK = 10mA
Tmin ≤ T amb ≤ Tmax
Ratio of Change in Reference Input Voltage to Charge in
Cathode to Anode Voltage
IK = 10mA, ∆VKA =36V to 3V
2.5
7
30
mV/V
-2
-1.1
µA
Reference Input Current
IK = 10mA
Tmin ≤ T amb ≤ Tmax
1.5
2.5
3
∆Iref
Reference Input Current Deviation over T° Range
0.8
1.2
Imin
Minimum Cathode Current for Regulation
VKA = Vref
0.5
1
Ioff
Off-State Cathode Current
180
500
nA
Dynamic Impedance - note 1
VKA = Vref , ∆IK = 1 to 100mA, f < 1kHz
0.2
0.5
Ω
Iref
Z
KA
∆V
KA
1) The dynamic impedance is defined as Z KA = ---------------∆VI
K
4/9
Value
µA
mA
TSM104/A
OPERATIONAL AMPLIFIERS
Unit Frequency = F(I)
Vcc=±15V, RL=2k, CL=100pF
1000
Unit Freq
Thousands
800
600
400
200
0
-0.015
-0.01
-0.005
0
source <=
0.005
I (A)
0.01
0.015
=> sink
GBP = F(I)
Vcc=±15V, RL=2k, CL=100pF
600
400
200
0
-0.015
-0.01
-0.005
0
source <=
0.005
I (A)
0.01
0.015
=> sink
Phase and Gain Margin = F(I)
60
0
50
-2
-4
40
-6
30
-8
20
-10
10
0
-0.015
Gain Margin (dB)
Vcc=+/-15V, RL=2k, CL=100pF
Phase Margin (deg)
GBP
Thousands
800
-12
-0.01
-0.005
source <=
0
I (A)
0.005
0.01
-14
0.015
=> sink
5/9
TSM104/A
Total Harmonic Distorsion THD = F(freq)
0.014
THD(%)
0.012
0.01
0.008
0.006
0.004
10
100
1000
10000
Frequency (Hz)
Noise = F(frequency)
Noise(nV/SQR(Hz))
80
60
40
20
0
0.01
0.1
1
Frequency (Hz)
6/9
10
100
TSM104/A
VOLTAGE REFERENCE
Vref = F(Ik)
3
Vref (V)
2.5
2
1.5
1
0.5
0.0001
0.001
0.01
0.1
Cathode Current Ik (Amps)
Vref Stability = f(I,C)
0.06
Current (Amps)
Stable
0.04
Unstable
0.02
0
1E-10
1E-9
1E-8
1E-7
1E-6
1E-5
Capacitor(F)
7/9
TSM104/A
PACKAGE MECHANICAL DATA
16 PINS - PLASTIC PACKAGE
Millimeters
Inches
Dim.
Min.
a1
B
b
b1
D
E
e
e3
F
i
L
Z
8/9
Typ.
0.51
0.77
Max.
Min.
1.65
0.020
0.030
0.5
0.25
Typ.
Max.
0.065
0.020
0.010
20
8.5
2.54
17.78
0.787
0.335
0.100
0.700
7.1
5.1
3.3
0.280
0.201
0.130
1.27
0.050
TSM104/A
PACKAGE MECHANICAL DATA
16 PINS - PLASTIC MICROPACKAGE (SO)
Millimeters
Inches
Dim.
Min.
A
a1
a2
b
b1
C
c1
D
E
e
e3
F
G
L
M
S
Typ.
Max.
Min.
1.75
0.2
1.6
0.46
0.25
0.1
0.35
0.19
Typ.
0.069
0.008
0.063
0.018
0.010
0.004
0.014
0.007
0.5
Max.
0.020
45° (typ.)
9.8
5.8
10
6.2
0.386
0.228
1.27
8.89
3.8
4.6
0.5
0.394
0.244
0.050
0.350
4.0
5.3
1.27
0.150
0.181
0.020
0.62
0.157
0.209
0.050
0.024
8° (max.)
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibil ity for the
consequences of use of such information nor for any infring ement of patents or other righ ts of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change witho ut notice. This publ ication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life suppo rt devices or
systems withou t express written approval of STMicroelectronics.
 The ST logo is a registered trademark of STMicroelectronics
 2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom
 http://www. st.com
9/9