MICROCHIP MCP6V27

MCP6V27
620 µA, 2 MHz Auto-Zeroed Op Amps
Features
Description
• High DC Precision:
- VOS Drift: ±50 nV/°C (maximum)
- VOS: ±2 µV (maximum)
- AOL: 125 dB (minimum)
- PSRR: 125 dB (minimum)
- CMRR: 120 dB (minimum)
- Eni: 1.0 µVP-P (typical), f = 0.1 Hz to 10 Hz
- Eni: 0.32 µVP-P (typical), f = 0.01 Hz to 1 Hz
• Low Power and Supply Voltages:
- IQ: 620 µA/amplifier (typical)
- Wide Supply Voltage Range: 2.3V to 5.5V
• Easy to Use:
- Rail-to-Rail Input/Output
- Gain Bandwidth Product: 2 MHz (typical)
- Unity Gain Stable
- Available in Dual
• Extended Temperature Range: -40°C to +125°C
The Microchip Technology Inc. MCP6V27 dual
operational amplifier has input offset voltage correction
for very low offset and offset drift. This device has a
wide gain bandwidth product (2 MHz, typical) and
strongly rejects switching noise. It is unity gain stable,
has no 1/f noise, and has good PSRR and CMRR. This
product operates with a single supply voltage as low as
2.3V, while drawing 620 µA/amplifier (typical) of
quiescent current.
Typical Applications
•
•
•
•
•
Portable Instrumentation
Sensor Conditioning
Temperature Measurement
DC Offset Correction
Medical Instrumentation
Design Aids
•
•
•
•
•
SPICE Macro Models
FilterLab® Software
Microchip Advanced Part Selector (MAPS)
Analog Demonstration and Evaluation Boards
Application Notes
Related Parts
The Microchip Technology Inc. MCP6V27 op amp is
offered as a dual. It is designed in an advanced CMOS
process.
Package Types (top view)
MCP6V27
4x4 DFN *
MCP6V27
SOIC, MSOP
8 VDD
VOUTA 1
VOUTA
7 VOUTB V –
INA
6 VINB– V +
INA
5 VINB+ V
SS
VINA– 2
VINA+ 3
VSS 4
8 VDD
1
2
3
EP
9
7 VOUTB
6 VINB–
5 VINB+
4
* Includes Exposed Thermal Pad (EP); see Table 3-1.
Typical Application Circuit
10 kΩ
10 kΩ
VOUT
VIN
10 kΩ
10 nF 500 kΩ
MCP661
10 kΩ
5 kΩ
VDD/2
½ MCP6V27
VDD/2
Offset Voltage Correction for Power Driver
Parts with lower power, lower bandwidth and higher
noise:
• MCP6V01/2/3: Spread clock
• MCP6V06/7/8: Non-spread clock
© 2011 Microchip Technology Inc.
DS25007A-page 1
MCP6V27
NOTES:
DS25007A-page 2
© 2011 Microchip Technology Inc.
MCP6V27
1.0
ELECTRICAL
CHARACTERISTICS
1.1
Absolute Maximum Ratings †
† Notice: Stresses above those listed under “Absolute
Maximum Ratings” may cause permanent damage to
the device. This is a stress rating only and functional
operation of the device at those or any other
conditions above those indicated in the operational
listings of this specification is not implied. Exposure to
maximum rating conditions for extended periods may
affect device reliability.
†† See Section 4.2.1, Rail-to-Rail Inputs.
VDD – VSS ..............................................................................6.5V
Current at Input Pins †† ......................................................±2 mA
Analog Inputs (VIN+ and VIN–) †† .......... VSS – 1.0V to VDD+1.0V
All other Inputs and Outputs .................. VSS – 0.3V to VDD+0.3V
Difference Input voltage ............................................. |VDD – VSS|
Output Short Circuit Current ....................................... Continuous
Current at Output and Supply Pins ...................................±30 mA
Storage Temperature ..........................................-65°C to +150°C
Max. Junction Temperature .............................................. +150°C
ESD protection on all pins (HBM, CDM, MM) ≥ 4 kV,1.5 kV, 300V
1.2
Specifications
TABLE 1-1:
DC ELECTRICAL SPECIFICATIONS
Electrical Characteristics: Unless otherwise indicated, TA = +25°C, VDD = +2.3V to +5.5V, VSS = GND,
VCM = VDD/3, VOUT = VDD/2, VL = VDD/2 and RL = 10 kΩ to VL (refer to Figure 1-4 and Figure 1-5).
Parameters
Sym
Min
Typ
Max
Units
Conditions
Input Offset Voltage
VOS
-2
—
+2
µV
Input Offset Voltage Drift
with Temperature (linear Temp. Co.)
TC1
-50
—
+50
nV/°C TA = -40 to +125°C
(Note 1)
Input Offset Voltage Quadratic
Temperature Coefficient
TC2
—
±0.2
—
nV/°C2 TA = -40 to +125°C
PSRR
125
142
—
dB
Input Bias Current
IB
—
+7
—
pA
Input Bias Current across
Temperature
IB
—
+110
—
pA
TA = +85°C
IB
—
+1.2
+5
nA
TA = +125°C
Input Offset Current
IOS
—
±70
—
pA
Input Offset Current across
Temperature
IOS
—
±50
—
pA
TA = +85°C
IOS
—
±60
—
pA
TA = +125°C
—
Ω||pF
—
Ω||pF
Input Offset
Power Supply Rejection
TA = +25°C (Note 1)
(Note 1)
Input Bias Current and Impedance
Common Mode Input Impedance
ZCM
—
1013||12
Differential Input Impedance
ZDIFF
—
1013||12
Note 1:
2:
Set by design and characterization. Due to thermal junction and other effects in the production
environment, these parts can only be screened in production (except TC1; see Appendix B: “Offset
Related Test Screens”).
Figure 2-18 shows how VCML and VCMH changed across temperature for the first production lot.
© 2011 Microchip Technology Inc.
DS25007A-page 3
MCP6V27
TABLE 1-1:
DC ELECTRICAL SPECIFICATIONS (CONTINUED)
Electrical Characteristics: Unless otherwise indicated, TA = +25°C, VDD = +2.3V to +5.5V, VSS = GND,
VCM = VDD/3, VOUT = VDD/2, VL = VDD/2 and RL = 10 kΩ to VL (refer to Figure 1-4 and Figure 1-5).
Parameters
Sym
Min
Typ
Max
Units
Conditions
Common-Mode Input
Voltage Range Low
VCML
—
—
VSS − 0.15
V
(Note 2)
Common-Mode Input
Voltage Range High
VCMH
VDD + 0.2
—
—
V
(Note 2)
Common-Mode Rejection
CMRR
120
136
—
dB
VDD = 2.3V,
VCM = -0.15V to 2.5V
(Note 1, Note 2)
CMRR
125
142
—
dB
VDD = 5.5V,
VCM = -0.15V to 5.7V
(Note 1, Note 2)
AOL
125
147
—
dB
VDD = 2.3V,
VOUT = 0.2V to 2.1V
(Note 1)
AOL
133
155
—
dB
VDD = 5.5V,
VOUT = 0.2V to 5.3V
(Note 1)
Minimum Output Voltage Swing
VOL
—
VSS + 5
VSS + 15
mV
G = +2, 0.5V
input overdrive
Maximum Output Voltage Swing
VOH
—
mV
G = +2, 0.5V
input overdrive
Output Short Circuit Current
ISC
—
±12
—
mA
VDD = 2.3V
ISC
—
±22
—
mA
VDD = 5.5V
Common Mode
Open-Loop Gain
DC Open-Loop Gain (large signal)
Output
VDD – 15 VDD − 5
Power Supply
Supply Voltage
Quiescent Current per amplifier
POR Trip Voltage
Note 1:
2:
VDD
2.3
—
5.5
V
IQ
450
620
800
µA
VPOR
1.15
—
1.65
V
IO = 0
Set by design and characterization. Due to thermal junction and other effects in the production
environment, these parts can only be screened in production (except TC1; see Appendix B: “Offset
Related Test Screens”).
Figure 2-18 shows how VCML and VCMH changed across temperature for the first production lot.
DS25007A-page 4
© 2011 Microchip Technology Inc.
MCP6V27
TABLE 1-2:
AC ELECTRICAL SPECIFICATIONS
Electrical Characteristics: Unless otherwise indicated, TA = +25°C, VDD = +2.3V to +5.5V, VSS = GND,
VCM = VDD/3, VOUT = VDD/2, VL = VDD/2, RL = 10 kΩ to VL and CL = 60 pF (refer to Figure 1-4 and Figure 1-5).
Parameters
Sym
Min
Typ
Max
Units
Conditions
GBWP
—
2.0
—
MHz
Slew Rate
SR
—
1.0
—
V/µs
Phase Margin
PM
—
65
—
°
Eni
—
0.32
—
µVP-P
f = 0.01 Hz to 1 Hz
Eni
—
1.0
—
µVP-P
f = 0.1 Hz to 10 Hz
eni
—
50
—
nV/√Hz
f < 5 kHz
eni
—
29
—
nV/√Hz
f = 100 kHz
ini
—
0.6
—
fA/√Hz
IMD
—
40
—
µVPK
Start Up Time
tSTR
—
75
—
µs
G = +1, VOS within 50 µV of its final value
(Note 2)
Offset Correction Settling Time
tSTL
—
150
—
µs
G = +1, VIN step of 2V,
VOS within 50 µV of its final value
Output Overdrive Recovery Time
tODR
—
45
—
µs
G = -100, ±0.5V input overdrive to VDD/2,
VIN 50% point to VOUT 90% point
(Note 3)
Amplifier AC Response
Gain Bandwidth Product
G = +1
Amplifier Noise Response
Input Noise Voltage
Input Noise Voltage Density
Input Noise Current Density
Amplifier Distortion (Note 1)
Intermodulation Distortion (AC)
VCM tone = 50 mVPK at 1 kHz,
GN = 1
Amplifier Step Response
Note 1:
2:
3:
These parameters were characterized using the circuit in Figure 1-6. In Figure 2-37 and Figure 2-38, there
is an IMD tone at DC, a residual tone at 1 kHz, other IMD tones and clock tones.
High gains behave differently; see Section 4.3.3, Offset at Power Up.
tODR includes some uncertainty due to clock edge timing.
TABLE 1-3:
TEMPERATURE SPECIFICATIONS
Electrical Characteristics: Unless otherwise indicated, all limits are specified for: VDD = +2.3V to +5.5V, VSS = GND.
Parameters
Sym
Min
Typ
Max
Units
Specified Temperature Range
TA
-40
—
+125
°C
Operating Temperature Range
TA
-40
—
+125
°C
Storage Temperature Range
TA
-65
—
+150
°C
Thermal Resistance, 8L-4x4 DFN
θJA
—
48
—
°C/W
Thermal Resistance, 8L-MSOP
θJA
—
211
—
°C/W
Thermal Resistance, 8L-SOIC
θJA
—
150
—
°C/W
Conditions
Temperature Ranges
(Note 1)
Thermal Package Resistances
Note 1:
2:
(Note 2)
Operation must not cause TJ to exceed Maximum Junction Temperature specification (+150°C).
Measured on a standard JC51-7, four layer printed circuit board with ground plane and vias.
© 2011 Microchip Technology Inc.
DS25007A-page 5
MCP6V27
1.3
Timing Diagrams
1.4
2.3V to 5.5V
2.3V
VDD 0V
tSTR
VOS + 50 µV
VOS
Test Circuits
The circuits used for the DC and AC tests are shown in
Figure 1-4 and Figure 1-5. Lay the bypass capacitors
out as discussed in Section 4.3.10, Supply Bypassing and Filtering. RN is equal to the parallel combination of RF and RG to minimize bias current effects.
VDD
VOS – 50 µV
VIN
FIGURE 1-1:
Amplifier Start Up.
RISO
tSTL
100 nF
RG
VOS + 50 µV
VOS
VOS + 50 µV
Offset Correction Settling
CL
RL
VL
RF
FIGURE 1-4:
AC and DC Test Circuit for
Most Non-Inverting Gain Conditions.
VDD
FIGURE 1-2:
Time.
VOUT
½ MCP6V27
VDD/3
VIN
1 µF
RN
1 µF
VDD/3 RN
RISO
VOUT
½ MCP6V27
VIN
100 nF
VIN
tODR
RG
VDD
tODR
VOUT
VDD/2
VSS
FIGURE 1-3:
Output Overdrive Recovery.
CL
RL
VL
RF
FIGURE 1-5:
AC and DC Test Circuit for
Most Inverting Gain Conditions.
The circuit in Figure 1-6 tests the op amp input’s
dynamic behavior (i.e., IMD, tSTR, tSTL and tODR). The
potentiometer balances the resistor network (VOUT
should equal VREF at DC). The op amp’s common
mode input voltage is VCM = VIN/2. The error at the
input (VERR) appears at VOUT with a noise gain of
10 V/V.
VIN
2.49 kΩ 2.49 kΩ
20.0 kΩ 20.0 kΩ 50Ω
0.1%
0.1% 25 turn
VDD
VREF
1 µF
RISO
100 nF
½ MCP6V27
VOUT
CL
RL
VL
20.0 kΩ 20.0 kΩ 24.9 Ω
0.1%
0.1%
FIGURE 1-6:
Input Behavior.
DS25007A-page 6
Test Circuit for Dynamic
© 2011 Microchip Technology Inc.
MCP6V27
2.0
TYPICAL PERFORMANCE CURVES
Note:
The graphs and tables provided following this note are a statistical summary based on a limited number of
samples and are provided for informational purposes only. The performance characteristics listed herein
are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified
operating range (e.g., outside specified power supply range) and therefore outside the warranted range.
Note: Unless otherwise indicated, TA = +25°C, VDD = +2.3V to 5.5V, VSS = GND, VCM = VDD/3, VOUT = VDD/2,
VL = VDD/2, RL = 10 kΩ to VL and CL = 60 pF.
2.1
DC Input Precision
Percentage of Occurrences
40%
35%
30%
20 Samples
TA = +25°C
VDD = 2.3V and 5.5V
25%
20%
15%
10%
5%
2.0
1.0
0.0
-1.0
-2.0
0%
Input Offset Voltage (µV)
FIGURE 2-1:
Percentage of Occurrences
30%
25%
Input Offset Voltage.
FIGURE 2-4:
Input Offset Voltage vs.
Power Supply Voltage with VCM = VCML.
20 Samples
VDD = 2.3V and 5.5V
20%
15%
10%
5%
50
40
30
20
10
0
-10
-20
-30
-40
-50
0%
Input Offset Voltage Drift; TC1 (nV/°C)
Input Offset Voltage Drift.
FIGURE 2-5:
Input Offset Voltage vs.
Power Supply Voltage with VCM = VCMH.
Input Offset Voltage (µV)
FIGURE 2-2:
5
4
3
2
1
0
-1
-2
-3
-4
-5
Representative Part
VDD = 2.3V
VDD = 5.5V
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
Output Voltage (V)
FIGURE 2-3:
Input Offset Voltage
Quadratic Temperature Coefficient.
© 2011 Microchip Technology Inc.
FIGURE 2-6:
Output Voltage.
Input Offset Voltage vs.
DS25007A-page 7
MCP6V27
Note: Unless otherwise indicated, TA = +25°C, VDD = +2.3V to 5.5V, VSS = GND, VCM = VDD/3, VOUT = VDD/2,
VL = VDD/2, RL = 10 kΩ to VL and CL = 60 pF.
30%
FIGURE 2-10:
0.4
0.3
0.2
0.1
0.0
0.4
0.3
0.2
0.1
0.0
155
25%
VDD = 5.5V
15%
DC Open-Loop Gain.
160
CMRR, PSRR (dB)
Percentage of Occurrences
FIGURE 2-11:
20 Samples
TA = +25°C
20%
-0.1
1/AOL (µV/V)
FIGURE 2-8:
Input Offset Voltage vs.
Common Mode Voltage with VDD = 5.5V.
30%
VDD = 5.5V
VDD = 2.3V
-0.2
Percentage of Occurrences
20 Samples
TA = +25°C
6.0
5.5
5.0
4.5
4.0
3.5
3.0
2.5
100%
90%
80%
70%
60%
50%
40%
30%
20%
10%
0%
PSRR.
Input Common Mode Voltage (V)
35%
-0.1
1/PSRR (µV/V)
-40°C
+25°C
+85°C
+125°C
2.0
1.5
1.0
0.5
0.0
-0.5
Input Offset Voltage (µV)
VDD = 5.5V
Representative Part
0%
3.0
FIGURE 2-7:
Input Offset Voltage vs.
Common Mode Voltage with VDD = 2.3V.
5
4
3
2
1
0
-1
-2
-3
-4
-5
5%
-0.2
0.5
1.0
1.5
2.0
2.5
Input Common Mode Voltage (V)
10%
-0.3
0.0
15%
-0.4
-4
-5
-0.5
20%
-0.4
-40°C
+25°C
+85°C
+125°C
20 Samples
TA = +25°C
25%
-0.3
VDD = 2.3V
Representative Part
4
3
2
1
0
-1
-2
-3
Percentage of Occurrences
Input Offset Voltage (µV)
5
VDD = 2.3V
10%
5%
PSRR
150
145
140
135
130
VDD = 5.5V
VDD = 2.3V
CMRR
125
1/CMRR (µV/V)
FIGURE 2-9:
DS25007A-page 8
CMRR.
0.5
0.3
0.0
-0.3
-0.5
0%
120
-50
-25
0
25
50
75
100
Ambient Temperature (°C)
125
FIGURE 2-12:
CMRR and PSRR vs.
Ambient Temperature.
© 2011 Microchip Technology Inc.
MCP6V27
Note: Unless otherwise indicated, TA = +25°C, VDD = +2.3V to 5.5V, VSS = GND, VCM = VDD/3, VOUT = VDD/2,
VL = VDD/2, RL = 10 kΩ to VL and CL = 60 pF.
10n
10,000
Input Bias, Offset Currents (A)
DC Open-Loop Gain (dB)
160
155
150
1n
1,000
VDD = 5.5V
VDD = 2.3V
145
140
135
130
125
120
-50
-25
0
25
50
75
100
Ambient Temperature (°C)
1p
1
25
35
45
55 65 75 85 95 105 115 125
Ambient Temperature (°C)
Input Current Magnitude (A)
1.E-04
100µ
1.E-05
10µ
100
IB
50
1.E-06
1µ
1.E-07
100n
0
1.E-08
10n
IOS
-50
1.E-09
1n
1.E-10
100p
6.0
5.5
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.0
0.5
-100
-0.5
Input Bias, Offset Currents (pA)
IB
1.E-02
10m
1.E-03
1m
Common Mode Input Voltage (V)
FIGURE 2-14:
Input Bias and Offset
Currents vs. Common Mode Input Voltage with
TA = +85°C.
+125°C
+85°C
+25°C
-40°C
10p
1.E-11
-1.0 -0.9 -0.8 -0.7 -0.6 -0.5 -0.4 -0.3 -0.2 -0.1 0.0
Input Voltage (V)
FIGURE 2-17:
Input Bias Current vs. Input
Voltage (below VSS).
TA = +125°C
VDD = 5.5V
IB
6.0
5.5
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
IOS
0.0
2000
1800
1600
1400
1200
1000
800
600
400
200
0
-200
-400
-0.5
Input Bias, Offset Currents (pA)
10p
10
FIGURE 2-16:
Input Bias and Offset
Currents vs. Ambient Temperature with
VDD = +5.5V.
TA = +85°C
VDD = 5.5V
150
-IOS
100p
100
125
FIGURE 2-13:
DC Open-Loop Gain vs.
Ambient Temperature.
200
VDD = 5.5V
Common Mode Input Voltage (V)
FIGURE 2-15:
Input Bias and Offset
Currents vs. Common Mode Input Voltage with
TA = +125°C.
© 2011 Microchip Technology Inc.
DS25007A-page 9
MCP6V27
Note: Unless otherwise indicated, TA = +25°C, VDD = +2.3V to 5.5V, VSS = GND, VCM = VDD/3, VOUT = VDD/2,
VL = VDD/2, RL = 10 kΩ to VL and CL = 60 pF.
Other DC Voltages and Currents
-25
0
25
50
75
100
Ambient Temperature (°C)
125
FIGURE 2-20:
Output Voltage Headroom
vs. Ambient Temperature.
DS25007A-page 10
6.0
5.5
5.0
6.5
6.5
6.0
5.5
5.0
4.5
4.0
15%
10%
5%
0%
1.35
-50
20%
1.34
0
25%
1.33
VDD = 2.3V
30%
820 Samples
1 Wafer Lot
TA = +25°C
1.32
VOL – VSS
35%
Supply Current vs. Power
1.31
1
FIGURE 2-22:
Supply Voltage.
1.30
VDD – VOH
3
2
0
1.25
VDD = 5.5V
4
100
Power Supply Voltage (V)
Percentage of Occurrences
Output Headroom (mV)
7
5
200
40%
RL = 10 kΩ
8
6
+125°C
+85°C
+25°C
-40°C
300
3.5
10
FIGURE 2-19:
Output Voltage Headroom
vs. Output Current.
400
0.0
10
500
3.0
VOL – VSS
600
1.29
VDD – VOH
700
2.5
100
800
2.0
Supply Current (µA/amplifier)
Output Voltage Headroom (mV)
VDD = 5.5V
VDD = 2.3V
10
9
4.5
FIGURE 2-21:
Output Short Circuit Current
vs. Power Supply Voltage.
1000
1
Output Current Magnitude (mA)
4.0
Power Supply Voltage (V)
FIGURE 2-18:
Input Common Mode
Voltage Headroom (Range) vs. Ambient
Temperature.
0.1
-40
125
1.28
0
25
50
75
100
Ambient Temperature (°C)
1.5
-25
1.27
-50
+125°C
+85°C
+25°C
-40°C
-30
0.0
-0.4
-20
3.5
Lower (VCML – VSS)
-0.3
1.0
-0.2
0
-10
3.0
-0.1
10
2.5
0.0
20
2.0
0.1
1.5
0.2
-40°C
+25°C
+85°C
+125°C
30
1.0
Upper ( VCMH – VDD)
1.26
0.3
40
0.5
1 Wafer Lot
0.5
Input Common Mode Voltage
Headroom (V)
0.4
Output Short Circuit Current
(mA)
2.2
POR Trip Voltage (V)
FIGURE 2-23:
Voltage.
Power On Reset Trip
© 2011 Microchip Technology Inc.
MCP6V27
Note: Unless otherwise indicated, TA = +25°C, VDD = +2.3V to 5.5V, VSS = GND, VCM = VDD/3, VOUT = VDD/2,
VL = VDD/2, RL = 10 kΩ to VL and CL = 60 pF.
1.8
POR Trip Voltage (V)
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0.0
-50
-25
0
25
50
75
100
Ambient Temperature (°C)
125
FIGURE 2-24:
Power On Reset Voltage vs.
Ambient Temperature.
© 2011 Microchip Technology Inc.
DS25007A-page 11
MCP6V27
Note: Unless otherwise indicated, TA = +25°C, VDD = +2.3V to 5.5V, VSS = GND, VCM = VDD/3, VOUT = VDD/2,
VL = VDD/2, RL = 10 kΩ to VL and CL = 60 pF.
PSRR+
PSRR-
CMRR and PSRR vs.
-10
-240
-270
10M
1.E+07
Open-Loop Gain (dB)
0
-30
50
-60
40
-90
∠AOL
30
20
-180
| AOL |
0
-210
-10
-20
1k
1.E+03
-120
-150
10
-240
10k
100k
1M
1.E+04
1.E+05
1.E+06
Frequency (Hz)
-270
10M
1.E+07
FIGURE 2-27:
Open-Loop Gain vs.
Frequency with VDD = 5.5V.
DS25007A-page 12
3.0
100
VDD = 5.5V
GBWP
VDD = 2.3V
2.5
90
20
2.0
80
1.5
70
1.0
60
Ph
hase Margin (°)
120
110
PM
0.5
50
0.0
40
FIGURE 2-29:
Gain Bandwidth Product
and Phase Margin vs. Common Mode Input
Voltage.
Open-Loop Phase (°)
VDD = 5.5V
CL = 60 pF
60
4.0
Common Mode Input Voltage (V)
FIGURE 2-26:
Open-Loop Gain vs.
Frequency with VDD = 2.3V.
70
125
4.0
120
3.5
110
3.0
2.5
100
VDD = 2.3V
PM
VDD = 5.5V
90
20
2.0
80
1.5
70
1.0
GBWP
0.5
60
Ph
hase Ma
argin (°°)
10k
100k
1M
1.E+04
1.E+05
1.E+06
Frequency (Hz)
0
25
50
75 100
Ambient Temperature (°C)
3.5
-0
0.5
-20
1k
1.E+03
-25
25
6.0
6
-210
40
50
-50
5.5
5
0
0.0
5.0
5
-180
| AOL |
50
4.5
4
10
0.5
4.0
4
-150
60
3.5
3
-120
20
PM
1.0
3.0
3
30
70
VDD = 2.3V
2.5
2
-30
-90
15
1.5
FIGURE 2-28:
Gain Bandwidth Product
and Phase Margin vs. Ambient Temperature.
0
-60
∠AOL
40
80
2.0
2
50
2.0
1.5
60
90
VDD = 5.5V
GBWP
1.0
VDD = 2.3V
CL = 60 pF
2.5
0.5
0
70
Open-Loop Gain (dB)
1M
1.E+06
100
0.0
0
FIGURE 2-25:
Frequency.
10k
100k
1.E+04
1.E+05
Frequency (Hz)
ain Ban
ndwidth
h Produ
uct (MH
Hz)
Ga
1k
1.E+03
3.0
Ph
hase Ma
argin (°°)
CMRR
Gaiin Band
dwidth Produ
uct (MH
Hz)
110
100
90
80
70
60
50
40
30
20
10
0
100
1.E+02
Gain Band
dwidth Produ
uct (MH
Hz)
Frequency Response
Open-Loop Phase (°)
CMRR, PSRR (dB)
2.3
50
0.0
40
0 0 0.5
0.0
0 5 1.0
10 1
1.5
5 2.0
2 0 2.5
2 5 3.0
3 0 3.5
3 5 4.0
4 0 4.5
4 5 5.0
5 0 5.5
55
Output Voltage (V)
FIGURE 2-30:
Gain Bandwidth Product
and Phase Margin vs. Output Voltage.
© 2011 Microchip Technology Inc.
MCP6V27
Note: Unless otherwise indicated, TA = +25°C, VDD = +2.3V to 5.5V, VSS = GND, VCM = VDD/3, VOUT = VDD/2,
VL = VDD/2, RL = 10 kΩ to VL and CL = 60 pF.
VDD = 2.3V
Closed-Loop
Output Impedance (Ω)
1.E+04
10k
1.E+03
1k
1.E+02
100
10
1.E+01
1.E+001
100k
1.0E+05
G = 1 V/V
G = 11 V/V
G = 101 V/V
1M
10M
1.0E+06
1.0E+07
Frequency (Hz)
100M
1.0E+08
FIGURE 2-31:
Closed-Loop Output
Impedance vs. Frequency with VDD = 2.3V.
10
Maximum Output Voltage
Swing (VP-P)
VDD = 5.5V
Closed-Loop
Output Impedance (Ω)
1.E+04
10k
1.E+03
1k
1.E+02
100
10
1.E+01
1.E+001
100k
1.0E+05
FIGURE 2-33:
Channel-to-Channel
Separation vs. Frequency.
G = 1 V/V
G = 10 V/V
G = 100 V/V
1M
10M
1.0E+06
1.0E+07
Frequency (Hz)
100M
1.0E+08
FIGURE 2-32:
Closed-Loop Output
Impedance vs. Frequency with VDD = 5.5V.
© 2011 Microchip Technology Inc.
VDD = 5.5V
VDD = 2.3V
1
0.1
1k
1.E+03
10k
100k
1.E+04
1.E+05
Frequency (Hz)
1M
1.E+06
FIGURE 2-34:
Maximum Output Voltage
Swing vs. Frequency.
DS25007A-page 13
MCP6V27
Note: Unless otherwise indicated, TA = +25°C, VDD = +2.3V to 5.5V, VSS = GND, VCM = VDD/3, VOUT = VDD/2,
VL = VDD/2, RL = 10 kΩ to VL and CL = 60 pF.
Input Noise and Distortion
VDD = 5.5V
VDD = 2.3V
1,000
100
100
1,000
100
eni
10
Eni(0 Hz to f)
10
1
100
100k
110E 01 1
1.E+01
1.E+02
E 02 1.E+03
1 1k
E 03 1.E+04
1 10k
E 04 1
1.E+05
E 05
Frequency (Hz)
100
90
80
70
60
50
40
30
20
10
0
1 kHz tone
VDD = 5.5V
VDD = 2.3V
10
1
GDM = 1 V/V
VDD tone = 50 mVP-P, f = 1 kHz
0.1
100
1.E+02
1k
10k
1.E+03
1.E+04
Frequency (Hz)
VDD = 2.3V
Input Noise Voltage; eni(t)
(0.2 µV/div)
VDD = 5.5V
VDD = 2.3V
NPBW = 10 Hz
6.0
5.5
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0
NPBW = 1 Hz
0
10
20
30
40
Common Mode Input Voltage (V)
FIGURE 2-36:
Input Noise Voltage Density
vs. Input Common Mode Voltage.
50 60
t (s)
70
80
90 100
FIGURE 2-39:
Input Noise vs. Time with
1 Hz and 10 Hz Filters and VDD =2.3V.
100
VDD = 5.5V
IMD tone at DC
Input Noise Voltage; eni(t)
(0.2 µV/div)
IMD Spectrum, RTI (µV PK)
100k
1.E+05
FIGURE 2-38:
Inter-Modulation Distortion
vs. Frequency with VDD Disturbance (see
Figure 1-6).
f < 5 kHz
-0.5
Input Noise Voltage Density
(nV/Hz)
FIGURE 2-35:
Input Noise Voltage Density
and Integrated Input Noise Voltage vs.
Frequency.
IMD tone at DC
IMD Spectrum, RTI (µVPK)
Inp
put Noise Volltage D
Density;;
eni (nV//Hz)
10,000
Integrrated In
nput No
oise Vo
oltage;
Eni (μVP-P)
2.4
residual 1 kHz tone
10
VDD = 2.3V
VDD = 5.5V
1
GDM = 1 V/V
VCM tone = 50 mVPK, f = 1 kHz
0.1
100
1.E+02
1k
10k
1.E+03
1.E+04
Frequency (Hz)
NPBW = 1 Hz
100k
1.E+05
FIGURE 2-37:
Inter-Modulation Distortion
vs. Frequency with VCM Disturbance (see
Figure 1-6).
DS25007A-page 14
NPBW = 10 Hz
0
10
20
30
40
50 60
t (s)
70
80
90 100
FIGURE 2-40:
Input Noise vs. Time with
1 Hz and 10 Hz Filters and VDD =5.5V.
© 2011 Microchip Technology Inc.
MCP6V27
Note: Unless otherwise indicated, TA = +25°C, VDD = +2.3V to 5.5V, VSS = GND, VCM = VDD/3, VOUT = VDD/2,
VL = VDD/2, RL = 10 kΩ to VL and CL = 60 pF.
Time Response
2
0
-2
90
80
70
60
VOS
-4
-6
-8
-10
100
50
40
30
20
TPCB
-12
10
-14
0
20
40
60
0
80 100 120 140 160 180
Time (s)
0
FIGURE 2-41:
Input Offset Voltage vs.
Time with Temperature Change.
6
G=1
80
5
VDD
70
4
60
3
50
2
40
1
POR Trip Point
30
0
20
-1
10
-2
VOS
0
-3
-10
-4
5
10
VOUT
3
2
1
0
5
6
Time (µs)
7
8
9
10
15
20 25 30
Time (µs)
35
40
45
50
Non-inverting Large Signal
VDD = 5.5V
G = -1
Output Voltage (10 mV/div)
Input, Output Voltages (V)
5
4
4
Non-inverting Small Signal
FIGURE 2-45:
Step Response.
VDD = 5.5V
G=1
VIN
3
VDD = 5.5V
G=1
0
FIGURE 2-42:
Input Offset Voltage vs.
Time at Power Up.
6
2
5.5
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0
0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0
Time (ms)
7
1
FIGURE 2-44:
Step Response.
Power Supply Voltage (V)
Input Offset Voltage (µV)
90
VDD = 5.5V
G=1
Output Voltage (10 mV/div)
Temperature increased by
using heat gun for 10 seconds.
4
Output Voltage (V)
Input Offset Voltage (µV)
6
PCB Temperature (°C)
2.5
-1
0
1
2
3
4
5
6
Time (ms)
7
8
9
10
FIGURE 2-43:
The MCP6V27 Device
Shows No Input Phase Reversal with Overdrive.
© 2011 Microchip Technology Inc.
0
1
2
FIGURE 2-46:
Response.
3
4
5
6
Time (µs)
7
8
9
10
Inverting Small Signal Step
DS25007A-page 15
MCP6V27
Note: Unless otherwise indicated, TA = +25°C, VDD = +2.3V to 5.5V, VSS = GND, VCM = VDD/3, VOUT = VDD/2,
6.0
VDD = 5.5V
G = -1
5.0
5
G VIN
VOUT
4.0
4
3.0
3
2.0
VDD = 5.5V
G = -100 V/V
0.5V Overdrive
1.0
VOUT
2
G VIN
0.0
0
5
10
15
FIGURE 2-47:
Response.
20 25 30
Time (µs)
35
40
45
Inverting Large Signal Step
1.4
Falling Edge
1.2
1.0
0.8
0.6
Rising Edge
VDD = 2.3V
0.4
0.2
0.0
-50
-25
FIGURE 2-48:
Temperature.
DS25007A-page 16
0
25
50
75
100
Ambient Temperature (°C)
Slew Rate vs. Ambient
125
Time (50 µs/div)
-1
FIGURE 2-49:
Output Overdrive Recovery
vs. Time with G = -100 V/V.
Overdrive Recovery Time (µs)
VDD = 5.5V
1
0
-1.0
50
1.6
Slew Rate (V/µs)
6
Input Voltage × G (V/V)
5.5
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0
Output Voltage (V)
Output Voltage (V)
VL = VDD/2, RL = 10 kΩ to VL and CL = 60 pF.
1000
0.5V Output Overdrive
100
VDD = 5.5V
t ODR, high
10
tODR, low
VDD = 2.3V
1
1
10
100
Inverting Gain Magnitude (V/V)
1000
FIGURE 2-50:
Output Overdrive Recovery
Time vs. Inverting Gain.
© 2011 Microchip Technology Inc.
MCP6V27
3.0
PIN DESCRIPTIONS
Descriptions of the pins are listed in Table 3-1.
TABLE 3-1:
PIN FUNCTION TABLE
MCP6V27
3.1
Symbol
MSOP, SOIC
1
1
VOUT, VOUTA
Output (op amp A)
2
2
VIN–, VINA–
Inverting Input (op amp A)
3
3
VIN+, VINA+
Non-inverting Input
(op amp A)
4
4
VSS
5
5
VINB+
Non-inverting Input
(op amp B)
6
6
VINB–
Inverting Input (op amp B)
7
7
VOUTB
Output (op amp B)
8
8
VDD
Positive Power Supply
9
—
EP
Exposed Thermal Pad (EP); must be connected to VSS
Analog Outputs
The analog output pins (VOUT) are low-impedance
voltage sources.
3.2
Analog Inputs
The non-inverting and inverting inputs (VIN+, VIN–, …)
are high-impedance CMOS inputs with low bias
currents.
3.3
Description
DFN
Negative Power Supply
3.4
Exposed Thermal Pad (EP)
There is an internal connection between the Exposed
Thermal Pad (EP) and the VSS pin; they must be
connected to the same potential on the Printed Circuit
Board (PCB).
This pad can be connected to a PCB ground plane to
provide a larger heat sink. This improves the package
thermal resistance (θJA).
Power Supply Pins
The positive power supply (VDD) is 2.3V to 5.5V higher
than the negative power supply (VSS). For normal
operation, the other pins are between VSS and VDD.
Typically, these parts are used in a single (positive)
supply configuration. In this case, VSS is connected to
ground and VDD is connected to the supply. VDD will
need bypass capacitors.
© 2011 Microchip Technology Inc.
DS25007A-page 17
MCP6V27
NOTES:
DS25007A-page 18
© 2011 Microchip Technology Inc.
MCP6V27
4.0
APPLICATIONS
4.1
The MCP6V27 auto-zeroed op amp is manufactured
using Microchip’s state of the art CMOS process. It is
designed for low cost, low power and high precision
applications. Its low supply voltage, low quiescent current and wide bandwidth makes the MCP6V27 device
ideal for battery-powered applications.
Overview of Auto-Zeroing
Operation
Figure 4-1 shows a simplified diagram of the MCP6V27
auto-zeroed op amp. This will be used to explain how
the DC voltage errors are reduced in this architecture.
VIN+
VIN–
Main
Amp.
CFW
NC
Output
Buffer
VOUT
VREF
Null
Input
Switches
φ1
Null
Output
Switches
Null
Amp.
CH
POR
Null
Correct
Switches
φ2
FIGURE 4-1:
4.1.1
φ1
φ2
Digital
Control
Oscillator
Simplified Auto-Zeroed Op Amp Functional Diagram.
BUILDING BLOCKS
The Null Amplifier and Main Amplifier are designed for
high gain and accuracy using a differential topology.
They have a main input pair (+ and - pins at their top
left) used for the signal. They have an auxiliary input
pair (+ and - pins at their bottom left) used for correcting
the offset voltages. Both input pairs are added together
internally. The capacitors at the auxiliary inputs (CFW
and CH) hold the corrected values during normal
operation.
The Output Buffer is designed to drive external loads at
the VOUT pin. It also produces a single ended output
voltage (VREF is an internal reference voltage).
© 2011 Microchip Technology Inc.
All of these switches are make-before-break in order to
minimize glitch-induced errors. They are driven by two
clock phases (φ1 and φ2) that select between normal
mode and auto-zeroing mode.
The clock is derived from an internal R-C oscillator
running at a rate of fOSC1 = 850 kHz. The oscillator’s
output is divided down to the desired rate.
The internal POR ensures the part starts up in a known
good state. It also provides protection against power
supply brown-out events.
The Digital Control circuitry takes care of all of the
housekeeping details of the switching operation. It also
takes care of POR events.
DS25007A-page 19
MCP6V27
4.1.2
AUTO-ZEROING ACTION
Figure 4-2 shows the connections between amplifiers
during the Normal Mode of operation (φ1). The hold
capacitor (CH) corrects the Null Amplifier’s input offset.
Since the Null Amplifier has very high gain, it
dominates the signal seen by the Main Amplifier. This
greatly reduces the impact of the Main Amplifier’s input
offset voltage on overall performance. Essentially, the
Null Amplifier and Main Amplifier behave as a regular
op amp with very high gain (AOL) and very low offset
voltage (VOS).
VIN+
VIN–
CFW
CH
Main
Amp.
NC
Output
Buffer
VOUT
VREF
Null
Amp.
Normal Mode of Operation (φ1); Equivalent Amplifier Diagram.
FIGURE 4-2:
Figure 4-3 shows the connections between amplifiers
during the Auto-zeroing Mode of operation (φ2). The
signal goes directly through the Main Amplifier, and the
flywheel capacitor (CFW) maintains a constant correction on the Main Amplifier’s offset.
Since these corrections happen every 40 µs, or so, we
also minimize slow errors, including offset drift with
temperature (ΔVOS/ΔTA), 1/f noise, and input offset
aging.
The Null Amplifier uses its own high open loop gain to
drive the voltage across CH to the point where its input
offset voltage is almost zero. Because the signal input
pair is connected to VIN+, the auto-zeroing action
corrects the offset at the current common mode input
voltage (VCM) and supply voltage (VDD). This makes
the DC CMRR and PSRR very high also.
VIN+
VIN–
CFW
CH
FIGURE 4-3:
4.1.3
Null
Amp.
Main
Amp.
NC
Output
Buffer
VOUT
VREF
Auto-zeroing Mode of Operation (φ2); Equivalent Diagram.
INTERMODULATION DISTORTION
(IMD)
The MCP6V27 op amp will show intermodulation distortion (IMD), products when an AC signal is present.
frequencies. IMD distortion tones are generated about
all of the square wave clock’s harmonics. See
Figure 2-37 and Figure 2-38.
The signal and clock can be decomposed into sine
wave tones (Fourier series components). These tones
interact with the auto-zeroing circuitry’s non-linear
response to produce IMD tones at sum and difference
DS25007A-page 20
© 2011 Microchip Technology Inc.
MCP6V27
4.2
Other Functional Blocks
4.2.1
RAIL-TO-RAIL INPUTS
The input stage of the MCP6V27 op amp uses two
differential CMOS input stages in parallel. One
operates at low common mode input voltage (VCM,
which is approximately equal to VIN+ and VIN– in
normal operation) and the other at high VCM. With this
topology, the input operates with VCM up to VDD + 0.2V,
and down to VSS – 0.15V, at +25°C (see Figure 2-18).
The input offset voltage (VOS) is measured at
VCM = VSS – 0.15V and VDD + 0.2V to ensure proper
operation.
The transition between the input stages occurs when
VCM ≈ VDD – 1.2V (see Figure 2-7 and Figure 2-8). For
the best distortion and gain linearity, with non-inverting
gains, avoid this region of operation.
4.2.1.1
The input ESD diodes clamp the inputs when they try
to go more than one diode drop below VSS. They also
clamp any voltages that are well above VDD; their
breakdown voltage is high enough to allow normal
operation, but not low enough to protect against slow
over-voltage (beyond VDD) events. Very fast ESD
events (that meet the spec) are limited so that damage
does not occur.
In some applications, it may be necessary to prevent
excessive voltages from reaching the op amp inputs;
Figure 4-5 shows one approach to protecting these
inputs. D1 and D2 may be small signal silicon diodes,
Schottky diodes for lower clamping voltages or diodeconnected FETs for low leakage.
VDD
Phase Reversal
The input devices are designed to not exhibit phase
inversion when the input pins exceed the supply
voltages. Figure 2-43 shows an input voltage
exceeding both supplies with no phase inversion.
4.2.1.2
U1
D1
Input Voltage Limits
In order to prevent damage and/or improper operation
of these amplifiers, the circuit must limit the voltages at
the input pins (see Section 1.1, Absolute Maximum
Ratings †). This requirement is independent of the current limits discussed later on.
The ESD protection on the inputs can be depicted as
shown in Figure 4-4. This structure was chosen to
protect the input transistors against many (but not all)
over-voltage conditions, and to minimize input bias current (IB).
VDD Bond
Pad
½ MCP6V27
V1
D2
VOUT
V2
FIGURE 4-5:
Protecting the Analog Inputs
Against High Voltages.
4.2.1.3
Input Current Limits
In order to prevent damage and/or improper operation
of these amplifiers, the circuit must limit the currents
into the input pins (see Section 1.1, Absolute Maximum Ratings †). This requirement is independent of
the voltage limits previously discussed.
Figure 4-6 shows one approach to protecting these
inputs. The resistors R1 and R2 limit the possible current in or out of the input pins (and into D1 and D2). The
diode currents will dump onto VDD.
VDD
VIN+ Bond
Pad
Input
Stage
Bond V –
IN
Pad
V1
V2
VSS Bond
Pad
FIGURE 4-4:
Structures.
Simplified Analog Input ESD
U1
D1
R1
½ MCP6V27
D2
VOUT
R2
VSS – min(V1, V2)
2 mA
max(V1, V2) – VDD
min(R1, R2) >
2 mA
min(R1, R2) >
FIGURE 4-6:
Protecting the Analog Inputs
Against High Currents.
© 2011 Microchip Technology Inc.
DS25007A-page 21
MCP6V27
It is also possible to connect the diodes to the left of
resistors R1 and R2. In this case, the currents through
the diodes D1 and D2 need to be limited by some other
mechanism. The resistors then serve as in-rush current
limiters; the DC current into the input pins (VIN+ and
VIN–) should be very small.
A significant amount of current can flow out of the
inputs (through the ESD diodes) when the common
mode voltage (VCM) is below ground (VSS); see
Figure 2-17.
4.2.2
RAIL-TO-RAIL OUTPUT
This op amp is designed to drive light loads; use
another amplifier to buffer the output from heavy loads.
Application Tips
4.3.1
INPUT OFFSET VOLTAGE OVER
TEMPERATURE
Table 1-1 gives both the linear and quadratic temperature coefficients (TC1 and TC2) of input offset voltage.
The input offset voltage, at any temperature in the
specified range, can be calculated as follows:
EQUATION 4-1:
V OS ( T A ) = VOS + TC1 ΔT + TC 2 ΔT
2
Where:
OFFSET AT POWER UP
When this part powers up, the input offset (VOS) starts
at its uncorrected value (usually less than ±5 mV).
Circuits with high DC gain can cause the output to
reach one of the two rails. In this case, the time to a
valid output is delayed by an output overdrive time (like
tODR), in addition to the startup time (like tSTR).
It can be simple to avoid this extra startup time.
Reducing the gain is one method. Adding a capacitor
across the feedback resistor (RF) is another method.
4.3.4
The output voltage range of the MCP6V27 zero-drift op
amp is VDD – 15 mV (minimum) and VSS + 15 mV
(maximum) when RL = 10 kΩ is connected to VDD/2
and VDD = 5.5V. Refer to Figure 2-19 and Figure 2-20.
4.3
4.3.3
SOURCE RESISTANCES
The input bias currents have two significant
components; switching glitches that dominate at room
temperature and below, and input ESD diode leakage
currents that dominate at +85°C and above.
Make the resistances seen by the inputs small and
equal. This minimizes the output offset caused by the
input bias currents.
The inputs should see a resistance on the order of 10Ω
to 1 kΩ at high frequencies (i.e., above 1 MHz). This
helps minimize the impact of switching glitches, which
are very fast, on overall performance. In some cases, it
may be necessary to add resistors in series with the
inputs to achieve this improvement in performance.
4.3.5
SOURCE CAPACITANCE
The capacitances seen by the two inputs should be
small and matched. The internal switches connected to
the inputs dump charges on these capacitors; an offset
can be created if the capacitances do not match.
ΔT
=
TA – 25°C
4.3.6
VOS(TA)
=
input offset voltage at TA
VOS
=
input offset voltage at +25°C
TC1
=
linear temperature coefficient
TC2
=
quadratic temperature
coefficient
Driving large capacitive loads can cause stability
problems for voltage feedback op amps. As the load
capacitance increases, the feedback loop’s phase
margin decreases and the closed-loop bandwidth is
reduced. This produces gain peaking in the frequency
response, with overshoot and ringing in the step
response. These auto-zeroed op amps have a different
output impedance than most op amps, due to their
unique topology.
4.3.2
DC GAIN PLOTS
Figure 2-9, Figure 2-10 and Figure 2-11 are histograms
of the reciprocals (in units of µV/V) of CMRR, PSRR
and AOL, respectively. They represent the change in
input offset voltage (VOS) with a change in common
mode input voltage (VCM), power supply voltage (VDD)
and output voltage (VOUT).
The 1/AOL histogram is centered near 0 µV/V because
the measurements are dominated by the op amp’s
input noise. The negative values shown represent
noise, not unstable behavior. We validate the op amps’
stability by making multiple measurements of VOS; an
unstable part would show either greater variability in
VOS, or the output is stuck at one of the rails.
DS25007A-page 22
CAPACITIVE LOADS
When driving a capacitive load with these op amps, a
series resistor at the output (RISO in Figure 4-7)
improves the feedback loop’s phase margin (stability)
by making the output load resistive at higher
frequencies. The bandwidth will be generally lower
than the bandwidth with no capacitive load.
© 2011 Microchip Technology Inc.
MCP6V27
RG
RISO
RF
VOUT
VOUT
RL
CL
½
MCP6V27
CL
½ MCP6V27
FIGURE 4-9:
FIGURE 4-7:
Output Resistor, RISO,
Stabilizes Capacitive Loads.
Figure 4-8 gives recommended RISO values for
different capacitive loads and gains. The x-axis is the
normalized load capacitance (CL/GN2). The y-axis is
the normalized resistance (GNRISO).
GN is the circuit’s noise gain. For non-inverting gains,
GN and the Signal Gain are equal. For inverting gains,
GN is 1+|Signal Gain| (e.g., -1 V/V gives GN = +2 V/V).
4.3.8
Output Load.
GAIN PEAKING
Figure 4-10 shows an op amp circuit that represents
non-inverting amplifiers (VM is a DC voltage and VP is
the input) or inverting amplifiers (VP is a DC voltage
and VM is the input). The capacitances CN and CG represent the total capacitance at the input pins; they
include the op amp’s common mode input capacitance
(CCM), board parasitic capacitance and any capacitor
placed in parallel.
Recommended GNRISO ()
1000
1k
VP
100
100
VM
10
GN = 1
GN = 2
GN = 5
GN 10
11
100p
1.E-10
1n
1.E-09
10n
100n
1.E-08 2
1.E-07
CL/GN (F)
1μ
1.E-06
FIGURE 4-8:
Recommended RISO values
for Capacitive Loads.
After selecting RISO for your circuit, double check the
resulting frequency response peaking and step
response overshoot. Modify RISO's value until the
response is reasonable. Bench evaluation and
simulations with the MCP6V27 SPICE macro model
are helpful.
4.3.7
STABILIZING OUTPUT LOADS
This auto-zeroed op amp has an output impedance
(Figure 2-31 and Figure 2-32) that has a double zero
when the gain is low. This can cause a large phase shift
in feedback networks that have low resistance near the
part’s bandwidth. This large phase shift can cause
stability problems.
Figure 4-9 shows that the load on the output is (RL +
RISO)||(RF + RG), where RISO is before the load (like
Figures 4-7). This load needs to be large enough to
maintain stability; it should be at least (2 kΩ)/GN.
© 2011 Microchip Technology Inc.
RN
RG
FIGURE 4-10:
Capacitance.
CN
½ MCP6V27
CG
VOUT
RF
Amplifier with Parasitic
CG acts in parallel with RG (except for a gain of +1 V/V),
which causes an increase in gain at high frequencies.
CG also reduces the phase margin of the feedback
loop, which becomes less stable. This effect can be
reduced by either reducing CG or RF||RG.
CN and RN form a low-pass filter that affects the signal
at VP. This filter has a single real pole at 1/(2πRNCN).
The largest value of RF that should be used depends
on noise gain (see GN in Section 4.3.6, Capacitive
Loads), CG and the open-loop gain’s phase shift. An
approximate limit for RF is:
EQUATION 4-2:
12 pF
2
RF ≤ 2 k Ω × --------------- × G
N
CG
Some applications may modify these values to reduce
either output loading or gain peaking (step response
overshoot).
DS25007A-page 23
MCP6V27
4.3.9
REDUCING UNDESIRED NOISE
AND SIGNALS
Reduce undesired noise and signals with:
• Low bandwidth signal filters:
- Minimizes random analog noise
- Reduces interfering signals
• Good PCB layout techniques:
- Minimizes crosstalk
- Minimizes parasitic capacitances and inductances that interact with fast switching edges
• Good power supply design:
- Provides isolation from other parts
- Filters interference on supply line(s)
4.3.10
SUPPLY BYPASSING AND
FILTERING
With this operational amplifier, the power supply pin
(VDD for single supply) should have a local bypass
capacitor (i.e., 0.01 µF to 0.1 µF) within 2 mm of the pin
for good high-frequency performance.
This part also needs a bulk capacitor (i.e., 1 µF or
larger) within 100 mm to provide large, slow currents.
This bulk capacitor can be shared with other low noise,
analog parts.
In some cases, high-frequency power supply noise
(e.g., switched mode power supplies) may cause
undue intermodulation distortion, with a DC offset shift;
this noise needs to be filtered. Adding a resistor into the
supply connection can be helpful. This resistors needs
to be small enough to prevent a large drop in VDD for
the op amp, which would cause a reduced output range
and possible load-induced power supply noise. It also
needs to be large enough to dissipate little power when
VDD is turned on and off quickly. Figure 4-11 shows a
circuit with resistors in the supply connections. It gives
good rejection out to 1 MHz for switched mode power
supplies. Smaller resistors and capacitors are a better
choice for designs where the power supply is not as
noisy.
VS_ANA
50Ω
1/4W
50Ω
1/10W
100 µF
100 µF
to other analog parts
FIGURE 4-11:
DS25007A-page 24
0.1 µF
½
MCP6V27
Additional Supply Filtering.
4.3.11
PCB DESIGN FOR DC PRECISION
In order to achieve DC precision on the order of ±1 µV,
many physical errors need to be minimized. The design
of the Printed Circuit Board (PCB), the wiring and the
thermal environment has a strong impact on the
precision achieved. A poor PCB design can easily be
more than 100 times worse than the MCP6V27 op amp
minimum and maximum specifications.
4.3.11.1
PCB Layout
Any time two dissimilar metals are joined together, a
temperature dependent voltage appears across the
junction (the Seebeck or thermo-junction effect). This
effect is used in thermocouples to measure temperature. The following are examples of thermo-junctions
on a PCB:
• Components (resistors, op amps, …) soldered to
a copper pad
• Wires mechanically attached to the PCB
• Jumpers
• Solder joints
• PCB vias
Typical thermo-junctions have temperature to voltage
conversion coefficients of 10 to 100 µV/°C (sometimes
higher).
Microchip’s AN1258 (“Op Amp Precision Design: PCB
Layout Techniques”) contains in depth information on
PCB layout techniques that minimize thermo-junction
effects. It also discusses other effects, such as
crosstalk, impedances, mechanical stresses and
humidity.
4.3.11.2
Crosstalk
DC crosstalk causes offsets that appear as a larger
input offset voltage. Common causes include:
• Common mode noise (remote sensors)
• Ground loops (current return paths)
• Power supply coupling
Interference from the mains (usually 50 Hz or 60 Hz),
and other AC sources, can also affect the DC performance. Non-linear distortion can convert these signals
to multiple tones, included a DC shift in voltage. When
the signal is sampled by an ADC, these AC signals can
also be aliased to DC, causing an apparent shift in
offset.
To reduce interference:
-
Keep traces and wires as short as possible
Use shielding (e.g., encapsulant)
Use ground plane (at least a star ground)
Place the input signal source near to the DUT
Use good PCB layout techniques
Use a separate power supply filter (bypass
capacitors) for these auto-zeroed op amps
© 2011 Microchip Technology Inc.
MCP6V27
4.3.11.3
Miscellaneous Effects
½ MCP6V27
Keep the resistances seen by the input pins as small
and as near to equal as possible to minimize bias
current related offsets.
Make the (trace) capacitances seen by the input pins
small and equal. This is helpful in minimizing switching
glitch-induced offset voltages.
Bending a coax cable with a radius that is too small
causes a small voltage drop to appear on the center
conductor (the tribo-electric effect). Make sure the
bending radius is large enough to keep the conductors
and insulation in full contact.
200 Ω
VDD
R R
1 µF
200Ω
R R
10 nF
4.4.1
Figure 4-12 shows how to interface to a Wheatstone
bridge with a minimum of components. Because the
circuit is not symmetric, the ADC input is single ended,
and there is a minimum of filtering, the CMRR is good
enough for moderate common mode noise.
20 kΩ
High Performance Design.
RTD SENSOR
The ratiometric circuit in Figure 4-14 conditions a three
wire RTD. It corrects for the sensor’s wiring resistance
by subtracting the voltage across the middle RW. The
top R1 does not change the output voltage; it balances
the op amp inputs. Failure (open) of the RTD is
detected by an out-of-range voltage.
½ MCP6V27
2.49 kΩ
VDD
0.01C
VDD
R R
R R
0.2R
VDD
3 kΩ
100R
ADC
½ MCP6V27
FIGURE 4-12:
RW
RRTD
100Ω
Simple Design.
Figure 4-13 shows a higher performance circuit for
Wheatstone bridges. This circuit is symmetric and has
high CMRR. Using a differential input to the ADC helps
with the CMRR.
100 nF
RT
20 kΩ
10 nF
0.2R
3 kΩ
½ MCP6V27
4.4.2
Many sensors are configured as Wheatstone bridges.
Strain gauges and pressure sensors are two common
examples. These signals can be small and the
common mode noise large. Amplifier designs with high
differential gain are desirable.
ADC
200 Ω
FIGURE 4-13:
WHEATSTONE BRIDGE
VDD
1 µF
Humidity can cause electro-chemical potential voltages
to appear in a circuit. Proper PCB cleaning helps, as
does the use of encapsulants.
Typical Applications
3 kΩ
1 µF
200Ω
Mechanical stresses can make some capacitor types
(such as ceramic) to output small voltages. Use more
appropriate capacitor types in the signal path and
minimize mechanical stresses and vibration.
4.4
20 kΩ
10 nF
R1
2.49 kΩ
1 µF
10 nF
RW
R1
2.49 kΩ
RB
20 kΩ
R3
100 kΩ
R2
2.55 kΩ
3 kΩ
VDD
ADC
R2
2.55 kΩ
R3
100 kΩ
3 kΩ
100 nF
RW
2.49 kΩ
½ MCP6V27
FIGURE 4-14:
© 2011 Microchip Technology Inc.
RTD Sensor.
DS25007A-page 25
MCP6V27
The voltages at the input of the ADC can be calculated
with the following:
G RTD = 1 + 2 ⋅ R3 ⁄ R 2
G W = G RTD – R3 ⁄ R 1
VDM = G RTD ( VT – V B ) + G W VW
V T + V B + ( G RTD + 1 – G W )VW
VCM = -----------------------------------------------------------------------------2
Where:
VT
=
Voltage at the top of RRTD
VB
=
Voltage at the bottom of RRTD
VW
=
Voltage across top and middle RW’s
VCM
=
ADC’s common mode input
VDM
=
ADC’s differential mode input
4.4.3
EQUATION 4-3:
V1 ≈ THJ(40 µV/°C)
V3 = TCJ(10 mV/°C) + (0.50V)
V4 = 250V1 + (V2 – V3)
≈ (10 mV/°C) (THJ – TCJ) + (0.50V)
FIGURE 4-15:
Simplified Circuit.
(RTH)
V4
FIGURE 4-16:
Thermocouple Sensor.
The MCP1541 produces a 4.10V output, assuming
VDD is at 5.0V. This voltage, tied to a resistor ladder of
4.100(RTH) and 1.3224(RTH), would produce a
Thevenin equivalent of 1.00V and 250(RTH). The
1.3224(RTH) resistor is combined in parallel with the
top right RTH resistor (in Figure 4-15), producing the
0.5696(RTH) resistor.
OFFSET VOLTAGE CORRECTION
Figure 4-17 shows an MCP6V27 correcting the input
offset voltage of another op amp. R2 and C2 integrate
the offset error seen at the other op amp’s input; the
integration needs to be slow enough to be stable (with
the feedback provided by R1 and R3).
VIN
R1
R2
R3
C2
VOUT
R4
MCP661
(RTH)
R2
VDD/2
FIGURE 4-17:
DS25007A-page 26
V4
3 kΩ
The MCP9700A senses the temperature at its physical
location. It needs to be at the same temperature as the
cold junction (TCJ), and produces V3 (Figure 4-15).
C
Thermocouple Sensor;
(RTH)
(RTH)
4.4.4
(hot junction RTH = Thevenin Equivalent Resistance
at THJ)
(RTH)
(RTH)
V
2
40 µV/°C
C
Type K
Thermocouple (RTH)/250
½ MCP6V27
V3
C
V4 should be converted to digital, then corrected for the
thermocouple’s non-linearity. The ADC can use the
MCP1541 as its voltage reference. Alternately, an
absolute reference inside a PICmicro® device can be
used instead of the MCP1541.
V2 = (1.00V)
(cold junction
at TCJ)
(RTH)/250
MCP9700A
Figure 4-15 shows a simplified diagram of an amplifier
and temperature sensor used in a thermocouple
application. The type K thermocouple senses the
temperature at the hot junction (THJ), and produces a
voltage at V1 proportional to THJ (in °C). The amplifier’s
gain is set so that V4/THJ is 10 mV/°C. V3 represents
the output of a temperature sensor, which produces a
voltage proportional to the temperature (in °C) at the
cold junction (TCJ), and with a 0.50V offset. V2 is set so
that V4 is 0.50V when THJ – TCJ is 0°C.
(RTH)/250
RTH = Thevenin Equivalent Resistance (e.g., 10 kΩ)
VDD
4.100(RTH) 0.5696(RTH)
MCP1541
C
(R
)/250
TH
Type K
½ MCP6V27
V1
VDD
THERMOCOUPLE SENSOR
V1
Figure 4-16 shows a more complete implementation of
this circuit. The dashed red arrow indicates a thermally
conductive connection between the thermocouple and
the MCP9700A; it needs to be very short and have low
thermal resistance.
R5
½ MCP6V27
VDD/2
Offset Correction.
© 2011 Microchip Technology Inc.
MCP6V27
4.4.5
PRECISION COMPARATOR
Use high gain before a comparator to improve the
latter’s performance. Do not use MCP6V27 as a
comparator by itself; the VOS correction circuitry does
not operate properly without a feedback loop.
½ MCP6V27
VIN
R1
R2
R3
R4
R5
1 kΩ
VOUT
VDD/2
MCP6541
FIGURE 4-18:
Precision Comparator.
© 2011 Microchip Technology Inc.
DS25007A-page 27
MCP6V27
NOTES:
DS25007A-page 28
© 2011 Microchip Technology Inc.
MCP6V27
5.0
DESIGN AIDS
Microchip provides the basic design aids needed for
the MCP6V27 op amp.
5.1
SPICE Macro Model
The latest SPICE macro model for the MCP6V27 op
amp is available on the Microchip web site at
www.microchip.com. This model is intended to be an
initial design tool that works well in the op amp’s linear
region of operation over the temperature range. See
the model file for information on its capabilities.
Bench testing is a very important part of any design and
cannot be replaced with simulations. Also, simulation
results using this macro model need to be validated by
comparing them to the data sheet specifications and
characteristic curves.
5.2
FilterLab® Software
Microchip’s FilterLab® software is an innovative
software tool that simplifies analog active filter (using
op amps) design. Available at no cost from the
Microchip web site at www.microchip.com/filterlab, the
Filter-Lab design tool provides full schematic diagrams
of the filter circuit with component values. It also
outputs the filter circuit in SPICE format, which can be
used with the macro model to simulate actual filter
performance.
5.3
Microchip Advanced Part Selector
(MAPS)
MAPS is a software tool that helps efficiently identify
Microchip devices that fit a particular design requirement. Available at no cost from the Microchip website
at www.microchip.com/maps, the MAPS is an overall
selection tool for Microchip’s product portfolio that
includes Analog, Memory, MCUs and DSCs. Using this
tool, a customer can define a filter to sort features for a
parametric search of devices and export side-by-side
technical comparison reports. Helpful links are also
provided for Data sheets, Purchase and Sampling of
Microchip parts.
5.4
Analog Demonstration and
Evaluation Boards
Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to
help customers achieve faster time to market. For a
complete listing of these boards and their corresponding user’s guides and technical information, visit the
Microchip web site at www.microchip.com/analog
tools.
Some boards that are especially useful are:
• MCP6V01 Thermocouple Auto-Zeroed Reference
Design
• MCP6XXX Amplifier Evaluation Board 1
• MCP6XXX Amplifier Evaluation Board 2
• MCP6XXX Amplifier Evaluation Board 3
• MCP6XXX Amplifier Evaluation Board 4
• Active Filter Demo Board Kit
• P/N SOIC8EV: 8-Pin SOIC/MSOP/TSSOP/DIP
Evaluation Board
• P/N SOIC14EV: 14-Pin SOIC/TSSOP/DIP
Evaluation Board
5.5
Application Notes
The following Microchip Application Notes are
available on the Microchip web site at www.microchip.
com/appnotes and are recommended as supplemental
reference resources.
ADN003: “Select the Right Operational Amplifier for
your Filtering Circuits”, DS21821
AN722: “Operational Amplifier Topologies and DC
Specifications”, DS00722
AN723: “Operational Amplifier AC Specifications and
Applications”, DS00723
AN884: “Driving Capacitive Loads With Op Amps”,
DS00884
AN990: “Analog Sensor Conditioning Circuits – An
Overview”, DS00990
AN1177: “Op Amp Precision Design: DC Errors”,
DS01177
AN1228: “Op Amp Precision Design: Random Noise”,
DS01228
AN1258: “Op Amp Precision Design: PCB Layout
Techniques”, DS01258
These application notes and others are listed in the
design guide:
“Signal Chain Design Guide”, DS21825
© 2011 Microchip Technology Inc.
DS25007A-page 29
MCP6V27
NOTES:
DS25007A-page 30
© 2011 Microchip Technology Inc.
MCP6V27
6.0
PACKAGING INFORMATION
6.1
Package Marking Information
8-Lead DFN (4x4 mm)
XXXX
YYWW
NNN
PIN 1
8-Lead MSOP
Example
6V27
e3
E/MD^^
1105
256
PIN 1
Example
6V27E
105256
8-Lead SOIC (150 mil)
Example
MCP6V27E
SN^^
e31105
256
NNN
Legend: XX...X
Y
YY
WW
NNN
e3
*
Note:
Customer-specific information
Year code (last digit of calendar year)
Year code (last 2 digits of calendar year)
Week code (week of January 1 is week ‘01’)
Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator ( e3 )
can be found on the outer packaging for this package.
In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
© 2011 Microchip Technology Inc.
DS25007A-page 31
MCP6V27
8-Lead Plastic Dual Flat, No Lead Package (MD) – 4x4x0.9 mm Body [DFN]
Note:
For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
Microchip Technology Drawing C04-131E Sheet 1 of 2
DS25007A-page 32
© 2011 Microchip Technology Inc.
MCP6V27
8-Lead Plastic Dual Flat, No Lead Package (MD) – 4x4x0.9 mm Body [DFN]
Note:
For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
Microchip Technology Drawing C04-131E Sheet 2 of 2
© 2011 Microchip Technology Inc.
DS25007A-page 33
MCP6V27
Note:
For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
DS25007A-page 34
© 2011 Microchip Technology Inc.
MCP6V27
1
%&
%!%2") ' %
2$%
%"%
%%033)))&
&32
D
N
E
E1
NOTE 1
1
2
e
b
A2
A
c
φ
L
L1
A1
4%
& 5&%
6!&(
$
55**
6
6
67
8
9
%
7;%
<
:+./
<
""22
+
9+
+
%"
$$
<
+
7="%
*
""2="%
*
,./
75%
,./
1
%5%
5
1
%%
5
./
:
9
+*1
1
%
>
<
9>
5"2
9
<
,
5"="%
(
<
!"#$%!&'(!%&! %(
%")%%%"
& "*"
%!"&
"$ %! "$ %! %#"+&& "
, & "%
*-+
./0 . & %#%! ))%
!%%
*10 $& '! !)%
!%%
'$
$
&%
!
) /.
© 2011 Microchip Technology Inc.
DS25007A-page 35
MCP6V27
Note:
For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
DS25007A-page 36
© 2011 Microchip Technology Inc.
MCP6V27
Note:
For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
© 2011 Microchip Technology Inc.
DS25007A-page 37
MCP6V27
Note:
For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
DS25007A-page 38
© 2011 Microchip Technology Inc.
MCP6V27
!"#$%&'()
1
%&
%!%2") ' %
2$%
%"%
%%033)))&
&32
© 2011 Microchip Technology Inc.
DS25007A-page 39
MCP6V27
NOTES:
DS25007A-page 40
© 2011 Microchip Technology Inc.
MCP6V27
APPENDIX A:
REVISION HISTORY
Revision A (March 2011)
• Original Release of this Document.
© 2011 Microchip Technology Inc.
DS25007A-page 41
MCP6V27
APPENDIX B:
OFFSET RELATED
TEST SCREENS
- Greater accuracy
We use production screens to ensure the quality of our
outgoing products. These screens are set at wider limits to eliminate any fliers; see Table B-1.
Input offset voltage related specifications in the DC
spec table (Table 1-1) are based on bench
measurements (see Section 2.1 “DC Input
Precision”). These measurements are much more
accurate because:
• More compact circuit
• Soldered parts on the PCB (to validate other
measurements)
• More time spent averaging (reduces noise)
• Better temperature control
- Reduced temperature gradients
TABLE B-1:
OFFSET RELATED TEST SCREENS
Electrical Characteristics: Unless otherwise indicated, TA = +25°C, VDD = +2.3V to +5.5V, VSS = GND,
VCM = VDD/3, VOUT = VDD/2, VL = VDD/2 and RL = 10 kΩ to VL (refer to Figure 1-4 and Figure 1-5).
Parameters
Sym
Min
Max
Units
Conditions
Input Offset Voltage
VOS
-10
+10
µV
Input Offset Voltage Drift with Temperature
(linear Temp. Co.)
TC1
—
—
PSRR
115
—
dB
(Note 1)
CMRR
106
—
dB
VDD = 2.3V, VCM = -0.15V to 2.5V (Note 1)
CMRR
116
—
dB
VDD = 5.5V, VCM = -0.15V to 5.7V (Note 1)
AOL
114
—
dB
VDD = 2.3V, VOUT = 0.2V to 2.1V (Note 1)
AOL
122
—
dB
VDD = 5.5V, VOUT = 0.2V to 5.3V (Note 1)
Input Offset
Power Supply Rejection
TA = +25°C (Note 1, Note 2)
nV/°C TA = -40 to +125°C (Note 3)
Common Mode
Common Mode Rejection
Open-Loop Gain
DC Open-Loop Gain (large signal)
Note 1:
2:
3:
Due to thermal junctions and other errors in the production environment, these specifications are only
screened in production.
VOS is also sample screened at +125°C.
TC1 is not measured in production.
DS25007A-page 42
© 2011 Microchip Technology Inc.
MCP6V27
PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.
PART NO.
–X
/XX
Device
Temperature
Range
Package
Device:
MCP6V27
Dual Op Amp
MCP6V27T Dual Op Amp (Tape and Reel)
Temperature Range:
E
Package:
MD
MS
SN
Examples:
a)
b)
Extended temperature,
8LD 4x4 DFN package
MCP6V27T-E/MD: Tape and Reel
Extended temperature,
8LD 4x4 DFN package
c)
MCP6V27-E/MS:
d)
Extended temperature,
8LD MSOP package
MCP6V27T-E/MS: Tape and Reel,
Extended temperature,
8LD MSOP package.
e)
MCP6V27-E/SN:
= -40°C to +125°C
= Plastic Dual Flat, No-Lead (4×4x0.9 mm), 8-lead
= Plastic Micro Small Outline Package, 8-lead
= Plastic SOIC (150 mil Body), 8-lead
© 2011 Microchip Technology Inc.
MCP6V27-E/MD:
f)
Extended temperature,
8LD SOIC package.
MCP6V27T-E/SN: Tape and Reel,
Extended temperature,
8LD SOIC package.
DS25007A-page 43
MCP6V27
NOTES:
DS25007A-page 44
© 2011 Microchip Technology Inc.
Note the following details of the code protection feature on Microchip devices:
•
Microchip products meet the specification contained in their particular Microchip Data Sheet.
•
Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
•
There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
•
Microchip is willing to work with the customer who is concerned about the integrity of their code.
•
Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding device
applications and the like is provided only for your convenience
and may be superseded by updates. It is your responsibility to
ensure that your application meets with your specifications.
MICROCHIP MAKES NO REPRESENTATIONS OR
WARRANTIES OF ANY KIND WHETHER EXPRESS OR
IMPLIED, WRITTEN OR ORAL, STATUTORY OR
OTHERWISE, RELATED TO THE INFORMATION,
INCLUDING BUT NOT LIMITED TO ITS CONDITION,
QUALITY, PERFORMANCE, MERCHANTABILITY OR
FITNESS FOR PURPOSE. Microchip disclaims all liability
arising from this information and its use. Use of Microchip
devices in life support and/or safety applications is entirely at
the buyer’s risk, and the buyer agrees to defend, indemnify and
hold harmless Microchip from any and all damages, claims,
suits, or expenses resulting from such use. No licenses are
conveyed, implicitly or otherwise, under any Microchip
intellectual property rights.
Trademarks
The Microchip name and logo, the Microchip logo, dsPIC,
KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART,
PIC32 logo, rfPIC and UNI/O are registered trademarks of
Microchip Technology Incorporated in the U.S.A. and other
countries.
FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor,
MXDEV, MXLAB, SEEVAL and The Embedded Control
Solutions Company are registered trademarks of Microchip
Technology Incorporated in the U.S.A.
Analog-for-the-Digital Age, Application Maestro, CodeGuard,
dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN,
ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial
Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified
logo, MPLIB, MPLINK, mTouch, Omniscient Code
Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit,
PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance,
TSHARC, UniWinDriver, WiperLock and ZENA are
trademarks of Microchip Technology Incorporated in the
U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated
in the U.S.A.
All other trademarks mentioned herein are property of their
respective companies.
© 2011, Microchip Technology Incorporated, Printed in the
U.S.A., All Rights Reserved.
Printed on recycled paper.
ISBN: 978-1-61341-020-2
Microchip received ISO/TS-16949:2002 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and
Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures
are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.
© 2011 Microchip Technology Inc.
DS25007A-page 45
Worldwide Sales and Service
AMERICAS
ASIA/PACIFIC
ASIA/PACIFIC
EUROPE
Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/
support
Web Address:
www.microchip.com
Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431
India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123
India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632
Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829
India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513
France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Japan - Yokohama
Tel: 81-45-471- 6166
Fax: 81-45-471-6122
Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455
Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088
Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075
Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643
Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924
Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260
Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445
Toronto
Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509
Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755
China - Beijing
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104
China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889
Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302
China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500
Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934
China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431
Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859
China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470
Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068
China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205
Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069
China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066
Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850
China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393
Taiwan - Hsin Chu
Tel: 886-3-6578-300
Fax: 886-3-6578-370
China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760
Taiwan - Kaohsiung
Tel: 886-7-213-7830
Fax: 886-7-330-9305
China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118
Taiwan - Taipei
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102
China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256
Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350
Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340
Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820
China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130
China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049
02/18/11
DS22049F-page 46
© 2011 Microchip Technology Inc.