CY22393
CY22394
CY22395
Three-PLL Serial-Programmable
Flash-Programmable Clock Generator
Features
Benefits
• Three integrated phase-locked loops (PLLs)
• Ultra-wide divide counters (8-bit Q, 11-bit P, and 7-bit
post divide)
• Improved linear crystal load capacitors
• Flash programmability with external programmer
• Field-programmable
• Low-jitter, high-accuracy outputs
• Power-management options (Shutdown, OE, Suspend)
• Configurable crystal drive strength
• Frequency select via three external LVTTL inputs
• 3.3V operation
• 16-pin TSSOP package
• CyClocksRT™ support
Advanced Features
•
•
•
•
•
Serial-programmable
Configurable output buffer
Digital VCXO
High-frequency LVPECL output (CY22394 only)
3.3/2.5V outputs (CY22395 only)
• Generates up to three unique frequencies on up to six
outputs from an external source.
• Allows for 0-ppm frequency generation and frequency
conversion in the most demanding applications.
• Improves frequency accuracy over temperature, age,
process, and initial ppm offset.
• Non-volatile programming enables easy customization,
ultra-fast turnaround, performance tweaking, design timing
margin testing, inventory control, lower part count, and more
secure product supply. In addition, any part in the family can
be programmed multiple times, which reduces
programming errors and provides an easy upgrade path for
existing designs.
• In-house programming of samples and prototype quantities
are available using the CY3672 FTG Development Kit.
Production quantities are available through Cypress
Semiconductor’s value-added distribution partners or by
using third-party programmers from BP Microsystems, HiLo
Systems, and others.
• Performance suitable for high-end multimedia, communications, industrial, A/D converters, and consumer applications.
• Supports numerous low-power application schemes and
reduces electromagnetic interference (EMI) by allowing
unused outputs to be turned off.
• Adjust crystal drive strength for compatibility with virtually
all crystals.
• 3-bit external frequency select options for PLL1, CLKA, and
CLKB.
• Industry-standard supply voltage.
• Industry-standard packaging saves on board space.
• Easy to use software support for design entry.
• Allows in-system programming into volatile configuration
memory. All frequency settings can be changed providing
literally millions of frequency options.
• Adjust output buffer strength to lower EMI or improve timing
margin.
• Fine tune crystal oscillator frequency by changing load
capacitance.
• Differential output up to 400 MHz.
• Provides interfacing option for low-voltage parts.
Cypress Semiconductor Corporation
Document #: 38-07186 Rev. *B
•
3901 North First Street
•
San Jose, CA 95134
•
408-943-2600
Revised June 23, 2004
CY22393
CY22394
CY22395
Selector Guide
Part Number
Outputs
Input Frequency Range
Output Frequency Range
Specifics
CY22393FC
6 CMOS
8 MHz–30 MHz (external crystal) Up to 200 MHz
1 MHz–166 MHz (reference clock)
Commercial Temperature
CY22393FI
6 CMOS
8 MHz–30 MHz (external crystal) Up to 166 MHz
1 MHz–150 MHz (reference clock)
Industrial Temperature
CY22394FC
1 PECL/
4 CMOS
8 MHz–30 MHz (external crystal) 100 MHz–400 MHz (PECL)
1 MHz–166 MHz (reference clock) Up to 200 MHz (CMOS)
Commercial Temperature
CY22394FI
1 PECL/
4 CMOS
8 MHz–30 MHz (external crystal) 125 MHz–375 MHz (PECL)
1 MHz–150 MHz (reference clock) Up to 166 MHz (CMOS)
Industrial Temperature
CY22395FC
4 LVCMOS/ 8 MHz–30 MHz (external crystal) Up to 200 MHz (3.3V)
1 CMOS
1 MHz–166 MHz (reference clock) Up to 133 MHz (2.5V)
Commercial Temperature
CY22395FI
4 LVCMOS/ 8 MHz–30 MHz (external crystal) Up to 166 MHz (3.3V)
1 CMOS
1 MHz–150 MHz (reference clock) Up to 133 MHz (2.5V)
Industrial Temperature
Logic Block Diagram — CY22393
XTALIN
XTALOUT
XBUF
OSC.
CONFIGURATION
FLASH
SHUTDOWN/OE
PLL1
11-Bit P
8-Bit Q
PLL2
SCLK
11-Bit P
8-Bit Q
SDAT
4x4
Crosspoint
Switch
S2/SUSPEND
PLL3
11-Bit P
8-Bit Q
Divider
/2, /3, or /4
CLKE
Divider
7-Bit
CLKD
Divider
7-Bit
CLKC
Divider
7-Bit
CLKB
Divider
7-Bit
CLKA
Logic Block Diagram — CY22394
XTALIN
XTALOUT
XBUF
OSC.
CONFIGURATION
FLASH
SHUTDOWN/OE
SCLK
SDAT
S2/SUSPEND
PLL1
11-Bit P
8-Bit Q
PLL2
11-Bit P
8-Bit Q
PLL3
0º
PECL
OUTPUT
180º
4x4
Crosspoint
Switch
P+CLK
P-CLK
Divider
7-Bit
CLKC
Divider
7-Bit
CLKB
Divider
7-Bit
CLKA
11-Bit P
8-Bit Q
Document #: 38-07186 Rev. *B
Page 2 of 19
CY22393
CY22394
CY22395
Logic Block Diagram — CY22395
XTALIN
OSC.
XTALOUT
Divider
/2, /3, or /4
CONFIGURATION
FLASH
LCLKE
PLL1
11-Bit P
8-Bit Q
SHUTDOWN/OE
Divider
7-Bit
LCLKD
Divider
7-Bit
CLKC
Divider
7-Bit
LCLKB
Divider
7-Bit
LCLKA
SCLK
4x4
Crosspoint
Switch
SDAT
S2/SUSPEND
PLL2
11-Bit P
8-Bit Q
PLL3
11-Bit P
8-Bit Q
LCLKA, LCLKB, LCLKD, LCLKE referenced to LVDD
Pin Configurations
CY22393
16-pin TSSOP
CLKC
1
16
SHUTDOWN/OE
VDD
2
15
S2/SUSPEND
CY22395
16-pin TSSOP
CY22394
16-pin TSSOP
CLKC
1
16
SHUTDOWN/OE
VDD
2
15
S2/SUSPEND
CLKC
1
16
SHUTDOWN/OE
VDD
2
15
S2/SUSPEND
AGND
3
14
AVDD
AGND
3
14
AGND
3
14
AV DD
4
13
AVDD
XTALIN
SCLK (S1)
4
13
SCLK (S1)
XTALIN
4
13
SCLK (S1)
XTALOUT
XBUF
5
12
XTALIN
12
11
XTALOUT
LVDD
12
6
SDAT (S0)
GND
5
11
XTALOUT
XBUF
5
6
SDAT (S0)
GND
6
11
SDAT (S0)
GND/LGND
CLKD
7
10
CLKA
P–CLK
7
10
CLKA
LCLKD
7
10
LCLKA
CLKE
8
9
CLKB
P+ CLK
8
9
CLKB
LCLKE
8
9
LCLKB
Pin Definitions
Name
Pin Number Pin Number Pin Number
CY22393
CY22394
CY22395
Description
CLKC
1
1
1
Configurable clock output C
VDD
2
2
2
Power supply
AGND
3
3
3
Analog Ground
XTALIN
4
4
4
Reference crystal input or external reference clock input
XTALOUT
5
5
5
Reference crystal feedback
XBUF
6
6
N/A
LVDD
N/A
N/A
6
Low Voltage Clock Output Power Supply
7
N/A
7
Configurable clock output D; LCLKD referenced to LVDD
N/A
7
N/A
8
N/A
8
N/A
8
N/A
9
9
9
CLKD or LCLKD
P–CLK
CLKE or LCLKE
P+ CLK
CLKB or LCLKB
Buffered reference clock output
LV PECL Output[1]
Configurable clock output E; LCLKE referenced to LVDD
LV PECL Output[1]
Configurable clock output B; LCLKB referenced to LVDD
Note:
1. LVPECL outputs require an external termination network.
Document #: 38-07186 Rev. *B
Page 3 of 19
CY22393
CY22394
CY22395
Pin Definitions (continued)
Name
Pin Number Pin Number Pin Number
CY22393
CY22394
CY22395
Description
CLKA or LCLKA
10
10
10
Configurable clock output A; LCLKA referenced to LVDD
GND/LGND
11
11
11
Ground
SDAT (S0)
12
12
12
Two Wire Serial Port Data. S0 value latched during start-up
SCLK (S1)
13
13
13
Two Wire Serial Port Clock. S1 value latched during start-up
AVDD
14
14
14
Analog Power Supply
S2/
SUSPEND
15
15
15
General Purpose Input for Frequency Control; bit 2. Optionally
Suspend mode control input
SHUTDOWN/
OE
16
16
16
Places outputs in three-state condition and shuts down chip
when LOW. Optionally, only places outputs in three-state
condition and does not shut down chip when LOW
Operation
The CY22393, CY22394, and CY22395 are a family of parts
designed as upgrades to the existing CY22392 device. These
parts have similar performance to the CY22392, but provide
advanced features to meet the needs of more demanding
applications.
The clock family has three PLLs which, when combined with
the reference, allow up to four independent frequencies to be
output on up to six pins. These three PLLs are completely
programmable.
Configurable PLLs
PLL1 generates a frequency that is equal to the reference
divided by an 8-bit divider (Q) and multiplied by an 11-bit
divider in the PLL feedback loop (P). The output of PLL1 is sent
to two locations: the cross point switch and the PECL output
(CY22394). The output of PLL1 is also sent to a /2, /3, or /4
synchronous post-divider that is output through CLKE. The
frequency of PLL1 can be changed via serial programming or
by external CMOS inputs, S0, S1, and S2. See the following
section on general-purpose Inputs for more detail.
PLL2 generates a frequency that is equal to the reference
divided by an 8-bit divider (Q) and multiplied by an 11-bit
divider in the PLL feedback loop (P). The output of PLL2 is sent
to the cross point switch. The frequency of PLL2 can be
changed via serial programming.
PLL3 generates a frequency that is equal to the reference
divided by an 8-bit divider (Q) and multiplied by an 11-bit
divider in the PLL feedback loop (P). The output of PLL3 is sent
to the cross point switch. The frequency of PLL3 can be
changed via serial programming.
General-Purpose Inputs
S2 is a general-purpose input that can be programmed to
allow for two different frequency settings. Options that may be
switched with this general-purpose input are as follows: the
frequency of PLL1, the output divider of CLKB, and the output
divider of CLKA.
The two frequency settings are contained within an eight-row
frequency table. The values of SCLK (S1) and SDAT (S0) pins
are latched during start-up and used as the other two indexes
into this array.
Document #: 38-07186 Rev. *B
CLKA and CLKB both have 7-bit dividers that point to one of
two programmable settings (register 0 and register 1). Both
clocks share a single register control, so both must be set to
register 0, or both must be set to register 1.
For example, the part may be programmed to use S0, S1, and
S2 (0,0,0 to 1,1,1) to control eight different values of P and Q
on PLL1. For each PLL1 P and Q setting, one of the two CLKA
and CLKB divider registers can be chosen. Any divider change
as a result of switching S0, S1, or S2 is guaranteed to be glitch
free.
Crystal Input
The input crystal oscillator is an important feature of this family
of parts because of its flexibility and performance features.
The oscillator inverter has programmable drive strength. This
allows for maximum compatibility with crystals from various
manufacturers, process, performance, and quality.
The input load capacitors are placed on-die to reduce external
component cost. These capacitors are true parallel-plate
capacitors for ultra-linear performance. These were chosen to
reduce the frequency shift that occurs when non-linear load
capacitance interacts with load, bias, supply, and temperature
changes. Non-linear (FET gate) crystal load capacitors should
not be used for MPEG, POTS dial tone, communications, or
other applications that are sensitive to absolute frequency
requirements.
The value of the load capacitors is determined by six bits in a
programmable register. The load capacitance can be set with
a resolution of 0.375 pF for a total crystal load range of 6 pF
to 30 pF.
For driven clock inputs the input load capacitors may be
completely bypassed. This enables the clock chip to accept
driven frequency inputs up to 166 MHz. If the application
requires a driven input, then XTALOUT must be left floating.
Digital VCXO
The serial programming interface may be used to dynamically
change the capacitor load value on the crystal. A change in
crystal load capacitance corresponds with a change in the
reference frequency.
For special pullable crystals specified by Cypress, the capacitance pull range is +150 ppm to –150 ppm from midrange.
Page 4 of 19
CY22393
CY22394
CY22395
Be aware that adjusting the frequency of the reference will
affect all frequencies on all PLLs in a similar manner since all
frequencies are derived from the single reference.
Output Configuration
Under normal operation there are four internal frequency
sources that may be routed via a programmable cross point
switch to any of the four programmable 7-bit output dividers.
The four sources are: reference, PLL1, PLL2, and PLL3. The
following is a description of each output.
CLKA’s output originates from the cross point switch and goes
through a programmable 7-bit post divider. The 7-bit post
divider derives its value from one of two programmable
registers. See the section on General-Purpose Inputs for more
information.
CLKB’s output originates from the cross point switch and goes
through a programmable 7-bit post divider. The 7-bit post
divider derives its value from one of two programmable
registers. See the section on General-Purpose Inputs for more
information.
CLKC’s output originates from the cross point switch and goes
through a programmable 7-bit post divider. The 7-bit post
divider derives its value from one programmable register.
CLKD’s output originates from the cross point switch and goes
through a programmable 7-bit post divider. The 7-bit post
divider derives its value from one programmable register. For
the CY22394, CLKD is brought out as the complimentary
version of a LV PECL Clock referenced to CLKE, bypassing
both the cross point switch and 7-bit post divider.
CLKE’s output originates from PLL1 and goes through a post
divider that may be programmed to /2, /3, or /4. For the
CY22394, CLKE is brought out as an LV PECL Clock,
bypassing the post divider.
XBUF is simply the buffered reference.
The Clock outputs have been designed to drive a single point
load with a total lumped load capacitance of 15 pF. While
driving multiple loads is possible with the proper termination it
is generally not recommended.
Power-Saving Features
The SHUTDOWN/OE input three-states the outputs when
pulled LOW. If system shutdown is enabled, a LOW on this pin
also shuts off the PLLs, counters, reference oscillator, and all
other active components. The resulting current on the VDD
pins will be less than 5 mA (typical). After leaving shutdown
mode, the PLLs will have to relock.
The S2/SUSPEND input can be configured to shut down a
customizable set of outputs and/or PLLs, when LOW. All PLLs
and any of the outputs can be shut off in nearly any combination. The only limitation is that if a PLL is shut off, all outputs
derived from it must also be shut off. Suspending a PLL shuts
off all associated logic, while suspending an output simply
forces a three-state condition.
With the serial interface, each PLL and/or output can be
individually disabled. This provides total control over the power
savings.
Improving Jitter
Jitter Optimization Control is useful in mitigating problems
related to similar clocks switching at the same moment,
Document #: 38-07186 Rev. *B
causing excess jitter. If one PLL is driving more than one
output, the negative phase of the PLL can be selected for one
of the outputs (CLKA–CLKD). This prevents the output edges
from aligning, allowing superior jitter performance.
Power Supply Sequencing
For parts with multiple VDD pins, there are no power supply
sequencing requirements. The part will not be fully operational
until all VDD pins have been brought up to the voltages
specified in the “Operating Conditions” table.
All grounds should be connected to the same ground plane.
CyClocksRT Software
CyClocksRT is our second-generation software application
that allows users to configure this family of devices. The
easy-to-use interface offers complete control of the many
features of this family including, but not limited to, input
frequency, PLL and output frequencies, and different
functional options. Data sheet frequency range limitations are
checked and performance tuning is automatically applied.
CyClocksRT also has a power estimation feature that allows
the user to see the power consumption of a specific configuration. You can download a free copy of CyberClocks that
includes CyClocksRT for free on Cypress’s web site at
www.cypress.com
CyClocksRT is used to generate P, Q, and divider values used
in serial programming. There are many internal frequency
rules which are not documented in this data sheet, but are
required for proper operation of the device. These rules can
be checked by using the latest version of CyClocksRT.
Junction Temperature Limitations
It is possible to program this family such that the maximum
Junction Temperature rating is exceeded. The package qJA is
115 °C/W. Use the CyClocksRT power estimation feature to
verify that the programmed configuration meets the Junction
Temperature and Package Power Dissipation maximum
ratings.
Dynamic Updates
The output divider registers are not synchronized with the
output clocks. Changing the divider value of an active output
will likely cause a glitch on that output.
PLL P and Q data is spread between three bytes. Each byte
becomes active on the acknowledge for that byte, so changing
P and Q data for an active PLL will likely cause the PLL try to
lock on an out-of-bounds condition. For this reason, it is
recommended that the PLL being programmed be turned off
during the update. This can be done by setting the PLL*_En
bit LOW.
PLL1, CLKA, and CLKB each have multiple registers
supplying data. Programming these resources can be accomplished safely by always programming an inactive register,
and then transitioning to that register. This allows these
resources to stay on during programming.
The serial interface is active even with the SHUTDOWN/OE
pin LOW as the serial interface logic uses static components
and is completely self-timed. The part will not meet the IDDS
current limit with transitioning inputs.
Page 5 of 19
CY22393
CY22394
CY22395
Memory Bitmap Definitions
Clk*_ACAdj[1:0]
Clk{A–D}_Div[6:0]
Each of the four main output clocks (CLKA–CLKD) features a
7-bit linear output divider. Any divider setting may be used
between 1 and 127 by programming the value of the desired
divider into this register. Odd divide values are automatically
duty-cycle corrected. Setting a divide value of zero powers
down the divider and forces the output to a three-state
condition.
CLKA and CLKB have two divider registers, selected by the
DivSel bit (which in turn is selected by S2, S1, and S0). This
allows dynamic changing of the output divider value. For the
CY22394 device, ClkD_Div = 000001.
These bits modify the output predrivers, changing the duty
cycle through the pads. These are nominally set to 01, with a
higher value shifting the duty cycle higher. The performance of
the nominal setting is guaranteed.
Clk*_DCAdj[1:0]
These bits modify the DC drive of the outputs. The performance of the nominal setting is guaranteed.
Clk*_DCAdj[1:0]
ClkE_Div[1:0]
CLKE has a simpler divider.
ClkE_Div = 01.
For the CY22394, set
–30% of nominal
01
Nominal
10
+15% of nominal
11
+50% of nominal
PLL*_Q[7:0]
ClkE_Div[1:0]
ClkE Output
00
Off
01
PLL1 0° Phase/4
10
PLL1 0° Phase/2
11
PLL1 0° Phase/3
Clk*_FS[2:0]
Each of the four main output clocks (CLKA–CLKD) has a
three-bit code that determines the clock sources for the output
divider. The available clock sources are: Reference, PLL1,
PLL2, and PLL3. Each PLL provides both positive and
negative phased outputs, for a total of seven clock sources.
Note that the phase is a relative measure of the PLL output
phases. No absolute phase relation exists at the outputs.
Clk*_FS[2:0]
Clock Source
000
Reference Clock
001
Reserved
010
PLL1 0° Phase
011
PLL1 180° Phase
100
PLL2 0° Phase
101
PLL2 180° Phase
110
PLL3 0° Phase
111
PLL3 180° Phase
Xbuf_OE
This bit enables the XBUF output when HIGH. For the
CY22395, Xbuf_OE = 0.
PdnEn
This bit selects the function of the SHUTDOWN/OE pin. When
this bit is HIGH, the pin is an active LOW shutdown control.
When this bit is LOW, this pin is an active HIGH output enable
control.
Document #: 38-07186 Rev. *B
Output Drive Strength
00
PLL*_P[9:0]
PLL*_P0
These are the 8-bit Q value and 11-bit P values that determine
the PLL frequency. The formula is:
PT
F PLL = F REF × -------
QT
P T = ( 2 × ( P + 3 ) ) + PO
Qt = Q + 2
PLL*_LF[2:0]
These bits adjust the loop filter to optimize the stability of the
PLL. The following table can be used to guarantee stability.
However, CyClocksRT uses a more complicated algorithm to
set the loop filter for enhanced jitter performance. It is recommended to use the Print Preview function in CyClocksRT to
determine the charge pump settings for optimal jitter performance.
PLL*_LF[2:0]
PT Min
PT Max
000
16
231
001
232
626
010
627
834
011
835
1043
100
1044
1600
PLL*_En
This bit enables the PLL when HIGH. If PLL2 or PLL3 are not
enabled, then any output selecting the disabled PLL must
have a divider setting of zero (off). Since the PLL1_En bit is
dynamic, internal logic automatically turns off dependent
outputs when PLL1_En goes LOW.
DivSel
This bit controls which register is used for the CLKA and CLKB
dividers.
Page 6 of 19
CY22393
CY22394
CY22395
OscCap[5:0]
OscCap
This controls the internal capacitive load of the oscillator. The
approximate effective crystal load capacitance is:
00H–20H
Crystal Freq\ R 30Ω
20H–30H
30H–40H
60Ω
30Ω
60Ω
30Ω
60Ω
8–15 MHz
00
01
01
10
01
10
15–20 MHz
01
10
01
10
10
10
Set to zero for external reference clock.
20–25 MHz
01
10
10
10
10
11
OscDrv[1:0]
25–30 MHz
10
10
10
11
11
NA
C LOAD = 6pF + ( OscCap × 0.375pF )
These bits control the crystal oscillator gain setting. These
should always be set according to the following table. The
parameters are the Crystal Frequency, Internal Crystal
Parasitic Resistance (available from the manufacturer), and
the OscCap setting during crystal start-up (which occurs when
power is applied, or after shutdown is released). If in doubt,
use the next higher setting.
For external reference, the following table must be used.
External Freq (MHz)
1–25
25–50
50–90
90–166
OscDrv[1:0]
00
01
10
11
Reserved
These bits must be programmed LOW for proper operation of
the device.
Serial Programming Bitmaps — Summary Tables
Addr
DivSel
b7
b6
b5
b4
08H
0
ClkA_FS[0]
ClkA_Div[6:0]
09H
1
ClkA_FS[0]
ClkA_Div[6:0]
0AH
0
ClkB_FS[0]
ClkB_Div[6:0]
0BH
1
ClkB_FS[0]
ClkB_Div[6:0]
0CH
–
ClkC_FS[0]
ClkC_Div[6:0]
0DH
–
ClkD_FS[0]
ClkD_Div[6:0]
0EH
–
ClkD_FS[2:1]
ClkC_FS[2:1]
0FH
–
Clk{C,X}_ACAdj[1:0]
Clk{A,B,D,E}_ACAdj[1:0]
10H
–
ClkX_DCAdj[1]
Clk{D,E}_DCAdj[1]
11H
–
b3
ClkB_FS[2:1]
PdnEn
ClkC_DCAdj[1]
–
13H
–
14H
–
PLL3_Q[7:0]
15H
–
PLL3_P[7:0]
16H
–
17H
–
Addr
S2
(1,0)
40H
000
Reserved
PLL2_En
PLL2_LF[2:0]
PLL3_En
PLL2_PO
PLL3_LF[2:0]
PLL3_PO
Osc_Cap[5:0]
b7
b6
Clk{A,B}_DCAdj[1]
b5
PLL2_P[9:8]
PLL3_P[9:8]
Osc_Drv[1:0]
b4
b3
b2
b1
b0
PLL1_Q[7:0]
DivSel
PLL1_En
001
PLL1_LF[2:0]
PLL1_PO
PLL1_P[9:8]
PLL1_PO
PLL1_P[9:8]
PLL1_PO
PLL1_P[9:8]
PLL1_PO
PLL1_P[9:8]
PLL1_Q[7:0]
44H
PLL1_P[7:0]
45H
DivSel
PLL1_En
010
PLL1_LF[2:0]
PLL1_Q[7:0]
47H
PLL1_P[7:0]
48H
DivSel
PLL1_En
011
PLL1_LF[2:0]
PLL1_Q[7:0]
4AH
4BH
ClkA_FS[2:1]
ClkE_Div[1:0]
PLL1_P[7:0]
42H
49H
b0
PLL2_P[7:0]
Reserved
41H
46H
Xbuf_OE
b1
PLL2_Q[7:0]
12H
43H
b2
PLL1_P[7:0]
DivSel
Document #: 38-07186 Rev. *B
PLL1_En
PLL1_LF[2:0]
Page 7 of 19
CY22393
CY22394
CY22395
Addr
S2
(1,0)
4CH
100
b7
b6
b5
b4
DivSel
PLL1_En
PLL1_LF[2:0]
101
b0
PLL1_PO
PLL1_P[9:8]
PLL1_PO
PLL1_P[9:8]
PLL1_PO
PLL1_P[9:8]
PLL1_PO
PLL1_P[9:8]
PLL1_Q[7:0]
50H
PLL1_P[7:0]
51H
DivSel
PLL1_En
PLL1_LF[2:0]
110
PLL1_Q[7:0]
53H
PLL1_P[7:0]
54H
55H
b1
PLL1_P[7:0]
4EH
52H
b2
PLL1_Q[7:0]
4DH
4FH
b3
DivSel
PLL1_En
PLL1_LF[2:0]
111
PLL1_Q[7:0]
56H
57H
PLL1_P[7:0]
DivSel
PLL1_En
PLL1_LF[2:0]
Serial Programming Interface (SPI) Protocol
and Timing
The CY22393,CY22394 and CY22395 utilizes a 2-serial-wire
interface SDAT and SCLK that operates up to 400 kbits/sec in
Read or Write mode. The basic Write serial format is as
follows:
Start Bit; 7-bit Device Address (DA); R/W Bit; Slave Clock
Acknowledge (ACK); 8-bit Memory Address (MA); ACK; 8-bit
Data; ACK; 8-bit Data in MA+1 if desired; ACK; 8-bit Data in
MA+2; ACK; etc. until STOP Bit. The basic serial format is
illustrated in Figure 2.
Default Startup Condition for the CY22393/94/95
The default (programmed) condition of each device is
generally set by the distributor, who will program the device
using a customer-specified JEDEC file produced by
CyClocksRT, Cypress’s proprietary development software.
Parts shipped by the factory are blank and unprogrammed. In
this condition, all bits are set to 0, all outputs are three-stated,
and the crystal oscillator circuit is active.
While users can develop their own subroutine to program any
or all of the individual registers as described in the following
pages, it may be easier to simply use CyClocksRT to produce
the required register setting file.
Device Address
The device address is a 7-bit value that is configured during
Field Programming. By programming different device
addresses, two or more parts can be connected to the serial
interface and be independently controlled. The device address
is combined with a read/write bit as the LSB and is sent after
each start bit.
The default serial interface address is 69H, but should there
be a conflict with any other devices in your system, this can
also be changed using CyClocksRT.
Data Valid
Data is valid when the clock is HIGH, and may only be transitioned when the clock is LOW as illustrated in Figure 3.
Document #: 38-07186 Rev. *B
Data Frame
Every new data frame is indicated by a start and stop
sequence, as illustrated in Figure 4.
Start Sequence - Start Frame is indicated by SDAT going LOW
when SCLK is HIGH. Every time a start signal is given, the next
8-bit data must be the device address (seven bits) and a R/W
bit, followed by register address (eight bits) and register data
(eight bits).
Stop Sequence - Stop Frame is indicated by SDAT going HIGH
when SCLK is HIGH. A Stop Frame frees the bus for writing to
another part on the same bus or writing to another random
register address.
Acknowledge Pulse
During Write Mode the CY22393,CY22394 and CY22395 will
respond with an Acknowledge pulse after every eight bits. This
is accomplished by pulling the SDAT line LOW during the N*9th
clock cycle as illustrated in Figure 5. (N = the number of bytes
transmitted). During Read Mode the acknowledge pulse after
the data packet is sent is generated by the master.
Write Operations
Writing Individual Bytes
A valid write operation must have a full 8-bit register address
after the device address word from the master, which is
followed by an acknowledge bit from the slave (ack = 0/LOW).
The next eight bits must contain the data word intended for
storage. After the data word is received, the slave responds
with another acknowledge bit (ack = 0/LOW), and the master
must end the write sequence with a STOP condition.
Writing Multiple Bytes
In order to write more than one byte at a time, the master does
not end the write sequence with a stop condition. Instead, the
master can send multiple contiguous bytes of data to be
stored. After each byte, the slave responds with an
acknowledge bit, just like after the first byte, and will accept
data until the acknowledge bit is responded to by the STOP
condition. When receiving multiple bytes, the CY22393,
CY22394, and CY22395 internally increments the register
address.
Page 8 of 19
CY22393
CY22394
CY22395
Read Operations
Read operations are initiated the same way as Write operations except that the R/W bit of the slave address is set to ‘1’
(HIGH). There are three basic read operations: current
address read, random read, and sequential read.
Current Address Read
The CY22393,CY22394 and CY22395 has an onboard
address counter that retains 1 more than the address of the
last word access. If the last word written or read was word ‘n’,
then a current address read operation would return the value
stored in location ‘n+1’. When the CY22393,CY22394 and
CY22395 receives the slave address with the R/W bit set to a
‘1’, the CY22393,CY22394 and CY22395 issues an
acknowledge and transmits the 8-bit word. The master device
does not acknowledge the transfer, but does generate a STOP
condition, which causes the CY22393,CY22394 and CY22395
to stop transmission.
Random Read
Through random read operations, the master may access any
memory location. To perform this type of read operation, first
the word address must be set. This is accomplished by
sending the address to the CY22393,CY22394 and CY22395
as part of a write operation. After the word address is sent, the
master generates a START condition following the
acknowledge. This terminates the write operation before any
data is stored in the address, but not before the internal
address pointer is set. Next the master reissues the control
byte with the R/W byte set to ‘1’. The CY22393,CY22394 and
CY22395 then issues an acknowledge and transmits the 8-bit
word. The master device does not acknowledge the transfer,
but does generate a STOP condition which causes the
CY22393,CY22394 and CY22395 to stop transmission.
Sequential Read
Sequential read operations follow the same process as
random reads except that the master issues an acknowledge
instead of a STOP condition after transmission of the first 8-bit
data word. This action results in an incrementing of the internal
address pointer, and subsequently output of the next 8-bit data
word. By continuing to issue acknowledges instead of STOP
conditions, the master may serially read the entire contents of
the slave device memory. Note that register addresses outside
of 08H to 1BH and 40H to 57H can be read from but are not
real registers and do not contain configuration information.
When the internal address pointer points to the FFH register,
after the next increment, the pointer will point to the 00H
register.
SCL
SDAT
START
Condition
Address or
Acknowledge
Valid
Data may
be changed
STOP
Condition
Figure 1. Data Transfer Sequence on the Serial Bus
Document #: 38-07186 Rev. *B
Page 9 of 19
CY22393
CY22394
CY22395
SDAT Write
Multiple
Contiguous
Registers
1 Bit
1 Bit Slave
R/W = 0 ACK
7-bit
Device
Address
1 Bit
Slave
ACK
8-bit
Register
Address
(XXH)
1 Bit
Slave
ACK
8-bit
Register
Data
(XXH)
1 Bit
Slave
ACK
8-bit
Register
Data
(XXH+1)
1 Bit
Slave
ACK
8-bit
Register
Data
(XXH+2)
1 Bit
Slave
ACK
8-bit
Register
Data
(FFH)
1 Bit
Slave
ACK
1 Bit
Slave
ACK
8-bit
Register
Data
(00H)
Stop Signal
Start Signal
SDAT Read
Current
Address
Read Start Signal
SDAT Read
Multiple
Contiguous
Registers
1 Bit
1 Bit Slave
R/W = 1 ACK
7-bit
Device
Address
1 Bit
Slave
ACK
1 Bit
Master
ACK
8-bit
Register
Data
Stop Signal
1 Bit
1 Bit Slave
R/W = 0 ACK
7-bit
Device
Address
1 Bit
Slave
ACK
8-bit
Register
Address
(XXH)
1 Bit
Master
ACK
7-bit
Device
Address
+R/W=1
1 Bit
Master
ACK
8-bit
Register
Data
(XXH)
1 Bit
Master
ACK
8-bit
Register
Data
(XXH+1)
8-bit
Register
Data
(FFH)
1 Bit
Master
ACK
1 Bit
Master
ACK
1 Bit
Master
ACK
8-bit
Register
Data
(00H)
Stop Signal
Start Signal
Repeated
Start bit
Figure 2. Data Frame Architecture
Data Valid
Transition
to next Bit
SDAT
tDH
CLKHIGH
VIH
SCLK
tSU
CLKLOW
VIL
Figure 3. Data Valid and Data Transition Periods
Serial Programming Interface Timing
SDAT
START
Transition
to next Bit
SCLK
STOP
Figure 4. Start and Stop Frame
Document #: 38-07186 Rev. *B
Page 10 of 19
CY22393
CY22394
CY22395
SDAT
+
START
DA6
DA5 DA0
+
R/W
ACK
RA7
RA6 RA1
+
RA0
D7
ACK
+
+
D6
D1
D0
ACK
STOP
+
SCLK
Figure 5. Frame Format (Device Address, R/W, Register Address, Register Data)
Serial Programming Interface Timing Specifications
Parameter
fSCLK
Description
Min.
Frequency of SCLK
Start mode time from SDA LOW to SCL LOW
Max.
Unit
400
kHz
0.6
µs
CLKLOW
SCLK LOW period
1.3
µs
CLKHIGH
SCLK HIGH period
0.6
µs
tSU
Data transition to SCLK HIGH
100
ns
tDH
Data hold (SCLK LOW to data transition)
0
ns
Rise time of SCLK and SDAT
300
ns
Fall time of SCLK and SDAT
300
ns
Stop mode time from SCLK HIGH to SDAT HIGH
0.6
µs
Stop mode to Start mode
1.3
µs
Document #: 38-07186 Rev. *B
Page 11 of 19
CY22393
CY22394
CY22395
Maximum Ratings
Junction Temperature .................................................. 125°C
(Above which the useful life may be impaired. For user guidelines, not tested.)
Data Retention @ Tj=125×C .................................> 10 years
Maximum Programming Cycles........................................100
Supply Voltage ............................................... –0.5V to +7.0V
Package Power Dissipation...................................... 350 mW
DC Input Voltage............................ –0.5V to + (AVDD + 0.5V)
Static Discharge Voltage
Storage Temperature .................................. –65°C to +125°C
(per MIL-STD-883, Method 3015) ........................... > 2000V
Latch up (per JEDEC 17) .................................... > ±200 mA
Operating Conditions[2]
Parameter
Description
Part Numbers
Min.
Typ
Max.
Unit
VDD/AVDD/LVDD
Supply Voltage
All
3.135
3.3
3.465
V
LVDD
2.5V Output Supply Voltage
22395
2.375
2.5
2.625
V
TA
Commercial Operating Temperature, Ambient All
Industrial Operating Temperature, Ambient
All
0
+70
°C
–40
+85
°C
15
pF
8
30
MHz
CLOAD_OUT
Max. Load Capacitance
All
fREF
External Reference Crystal
All
External Reference Clock,[3] Commercial
All
1
166
MHz
External Reference Clock,[3] Industrial
All
1
150
MHz
Max.
Unit
3.3V Electrical Characteristics
Parameter
Description
Current[4]
IOH
Output High
IOL
Output Low Current[4]
Conditions
Min.
Typ.
VOH = (L)VDD – 0.5, (L)VDD = 3.3V
12
24
mA
VOL = 0.5, (L)VDD = 3.3V
12
24
mA
CXTAL_MIN
Crystal Load
Capacitance[4]
Capload at minimum setting
6
pF
CXTAL_MAX
Crystal Load Capacitance[3]
Capload at maximum setting
30
pF
CIN
Input Pin Capacitance[4]
Except crystal pins
VIH
HIGH-Level Input Voltage
CMOS levels,% of AVDD
VIL
LOW-Level Input Voltage
CMOS levels,% of AVDD
IIH
Input HIGH Current
VIN = AVDD – 0.3 V
<1
IIL
Input LOW Current
VIN = +0.3 V
<1
IOZ
Output Leakage Current
Three-state outputs
IDD
Total Power Supply Current
3.3V Power Supply;
2 outputs @ 20 MHz; 4 outputs @ 40 MHz
50
mA
3.3V Power Supply;
2 outputs @ 166 MHz; 4 outputs @ 83 MHz
100
mA
IDDS
7
pF
70%
AVDD
30%
AVDD
10
µA
10
µA
10
µA
5
20
µA
Min.
Typ.
Max.
Unit
8
16
Total Power Supply Current in Shutdown active
Shutdown Mode
2.5V Electrical Characteristics (CY22395 only)[5]
Parameter
IOH_2.5
Description
Output High Current[4]
Current[4]
Conditions
VOH = LVDD – 0.5, LVDD = 2.5 V
IOL_2.5
Output Low
VOL = 0.5, LVDD = 2.5 V
8
16
Notes:
2. Unless otherwise noted, Electrical and Switching Characteristics are guaranteed across these operating conditions.
3. External input reference clock must have a duty cycle between 40% and 60%, measured at VDD/2.
4. Guaranteed by design, not 100% tested.
5. VDDL is only specified and characterized at 3.3V ± 5% and 2.5V ± 5%. VDDL may be powered at any value between 3.465 and 2.375.
Document #: 38-07186 Rev. *B
mA
mA
Page 12 of 19
CY22393
CY22394
CY22395
3.3V Switching Characteristics
Parameter
Description
Output Frequency[4, 6]
1/t1
Conditions
Min.
Typ.
Clock output limit, CMOS, Commercial
Clock output limit, CMOS, Industrial
Output Duty Cycle[4, 7]
t2
Max.
Unit
200
MHz
166
MHz
Clock output limit, PECL, Commercial (CY22394
only)
100
400
MHz
Clock output limit, PECL, Industrial (CY22394
only)
125
375
MHz
Duty cycle for outputs, defined as t2 ³ t1,
Fout<100 MHz, divider>=2,
measured at VDD/2
45%
50%
55%
Duty cycle for outputs, defined as t2 ³ t1,
Fout>100 MHz or divider = 1,
measured at VDD/2
40%
50%
60%
t3
Rising Edge Slew
Rate[4]
Output clock rise time, 20% to 80% of VDD
0.75
1.4
V/ns
t4
Falling Edge Slew
Rate[4]
Output clock fall time, 20% to 80% of VDD
0.75
1.4
V/ns
t5
Output three-state
Timing[4]
Time for output to enter or leave three-state
mode after SHUTDOWN/OE switches
150
t6
Clock Jitter[4, 8]
Peak-to-peak period jitter, CLK outputs
measured at VDD/2
400
v7
P+/P– Crossing Point[4] Crossing point referenced to Vdd/2, balanced
resistor network (CY22394 only)
t8
P+/P– Jitter[4, 8]
Peak-to-peak period jitter, P+/P– outputs
measured at crossing point (CY22394 only)
200
t9
Lock Time[4]
PLL Lock Time from Power-up
1.0
–0.2
0
300
ns
ps
0.2
V
ps
3
ms
2.5V Switching Characteristics (CY22395 only)[5]
Parameter
Description
Conditions
1/t1_2.5
Output Frequency[4, 6]
Clock output limit, LVCMOS
t2_2.5
Output Duty Cycle[4, 7]
Duty cycle for outputs, defined as t2 ÷ t1
measured at LVDD/2
t3_2.5
t4_2.5
Min.
Typ.
Max.
Unit
133
MHz
40%
50%
60%
Rising Edge Slew Rate[4] Output clock rise time, 20% to 80% of LVDD
0.5
1.0
V/ns
Falling Edge Slew Rate[4] Output clock fall time, 20% to 80% of LVDD
0.5
1.0
V/ns
Switching Waveforms
All Outputs, Duty Cycle and Rise/Fall Time
t1
t2
OUTPUT
t3
t4
Notes:
6. Guaranteed to meet 20%–80% output thresholds, duty cycle, and crossing point specifications.
7. Reference Output duty cycle depends on XTALIN duty cycle.
8. Jitter varies significantly with configuration. Reference Output jitter depends on XTALIN jitter and edge rate.
Document #: 38-07186 Rev. *B
Page 13 of 19
CY22393
CY22394
CY22395
Output Three State Timing
OE
t5
t5
ALL
THREE-STATE
OUTPUTS
CLK Output Jitter
t6
CLK
OUTPUT
P+/P– Crossing Point and Jitter
t8
Pv7
VDD/2
P+
CPU Frequency Change
SELECT
OLD SELECT
NEW SELECT STABLE
t9
Fold
Fnew
CPU
Test Circuit
AVDD
CLK out
VDD
CLOAD
0.1 µF
P+/P- out
(L)V DD
0.1 µF
GND
Ordering Information
Ordering Code
Package Type
Product Flow
CY22393ZC-XXX
16-Pin TSSOP
Commercial, 0 to 70°C
CY22393ZC-XXXT
16-Pin TSSOP - Tape and Reel
Commercial, 0 to 70°C
CY22393ZI-XXX
16-Pin TSSOP
Industrial, –40 to 85°C
CY22393ZI-XXXT
16-Pin TSSOP- Tape and Reel
Industrial, –40 to 85°C
CY22393FC
16-Pin TSSOP
Commercial, 0 to 70°C
Document #: 38-07186 Rev. *B
Page 14 of 19
CY22393
CY22394
CY22395
Ordering Information
Ordering Code
Package Type
Product Flow
CY22393FCT
16-Pin TSSOP- Tape and Reel
Commercial, 0 to 70°C
CY22393FI
16-Pin TSSOP
Industrial, –40 to 85°C
CY22393FIT
16-Pin TSSOP- Tape and Reel
Industrial, –40 to 85°C
CY22394ZC-XXX
16-Pin TSSOP
Commercial, 0 to 70°C
CY22394ZC-XXXT
16-Pin TSSOP- Tape and Reel
Commercial, 0 to 70°C
CY22394ZI-XXX
16-Pin TSSOP
Industrial, –40 to 85°C
CY22394ZI-XXXT
16-Pin TSSOP- Tape and Reel
Industrial, –40 to 85°C
CY22394FC
16-Pin TSSOP
Commercial, 0 to 70°C
CY22394FCT
16-Pin TSSOP- Tape and Reel
Commercial, 0 to 70°C
CY22394FI
16-Pin TSSOP
Industrial, –40 to 85°C
CY22394FIT
16-Pin TSSOP- Tape and Reel
Industrial, –40 to 85°C
CY22395ZC-XXX
16-Pin TSSOP
Commercial, 0 to 70°C
CY22395ZC-XXXT
16-Pin TSSOP- Tape and Reel
Commercial, 0 to 70°C
CY22395ZI-XXX
16-Pin TSSOP
Industrial, –40 to 85°C
CY22395ZI-XXXT
16-Pin TSSOP- Tape and Reel
Industrial, –40 to 85°C
CY22395FC
16-Pin TSSOP
Commercial, 0 to 70°C
CY22395FCT
16-Pin TSSOP- Tape and Reel
Commercial, 0 to 70°C
CY22395FI
16-Pin TSSOP
Industrial, –40 to 85°C
16-Pin TSSOP
Commercial, 0 to 70°C
CY22393ZXC-XXXT
16-Pin TSSOP- Tape and Reel
Commercial, 0 to 70°C
CY22393ZXI-XXX
16-Pin TSSOP
Industrial, –40 to 85°C
CY22393ZXI-XXXT
16-Pin TSSOP - Tape and Reel
Industrial, –40 to 85°C
CY22393FXC
16-Pin TSSOP
Commercial, 0 to 70°C
CY22393FXCT
16-Pin TSSOP - Tape and Reel
Commercial, 0 to 70°C
CY22393FXI
16-Pin TSSOP
Industrial, –40 to 85°C
CY22393FXIT
16-Pin TSSOP - Tape and Reel
Industrial, –40 to 85°C
CY22394ZXC-XXX
16-Pin TSSOP
Commercial, 0 to 70°C
CY22394ZXC-XXXT
16-Pin TSSOP - Tape and Reel
Commercial, 0 to 70°C
CY22394ZXI-XXX
16-Pin TSSOP
Industrial, –40 to 85°C
CY22394ZXI-XXXT
16-Pin TSSOP - Tape and Reel
Industrial, –40 to 85°C
CY22394FXC
16-Pin TSSOP
Commercial, 0 to 70°C
CY22394FXCT
16-Pin TSSOP- Tape and Reel
Commercial, 0 to 70°C
CY22394FXI
16-Pin TSSOP
Industrial, –40 to 85°C
CY22394FXIT
16-Pin TSSOP - Tape and Reel
Industrial, –40 to 85°C
CY22395ZXC-XXX
16-Pin TSSOP
Commercial, 0 to 70°C
CY22395ZXC-XXXT
16-Pin TSSOP - Tape and Reel
Commercial, 0 to 70°C
CY22395ZXI-XXX
16-Pin TSSOP
Industrial, –40 to 85°C
CY22395ZXI-XXXT
16-Pin TSSOP - Tape and Reel
Industrial, –40 to 85°C
CY22395FXC
16-Pin TSSOP
Commercial, 0 to 70°C
CY22395FXCT
16-Pin TSSOP - Tape and Reel
Commercial, 0 to 70°C
CY22395FXI
16-Pin TSSOP
Industrial, –40 to 85°C
CY22395FXIT
16-Pin TSSOP - Tape and Reel
Industrial, –40 to 85°C
Lead Free Devices
CY22393ZXC-XXX
Document #: 38-07186 Rev. *B
Page 15 of 19
© Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be
used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its
products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress
products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
CY22393
CY22394
CY22395
Package Diagram
16-lead TSSOP 4.40 MM Body Z16.173
PIN 1 ID
DIMENSIONS IN MM[INCHES] MIN.
MAX.
1
REFERENCE JEDEC MO-153
6.25[0.246]
6.50[0.256]
PACKAGE WEIGHT 0.05 gms
PART #
4.30[0.169]
4.50[0.177]
Z16.173
STANDARD PKG.
ZZ16.173 LEAD FREE PKG.
16
0.65[0.025]
BSC.
0.19[0.007]
0.30[0.012]
1.10[0.043] MAX.
0.25[0.010]
BSC
GAUGE
PLANE
0°-8°
0.076[0.003]
0.85[0.033]
0.95[0.037]
4.90[0.193]
5.10[0.200]
0.05[0.002]
0.15[0.006]
SEATING
PLANE
0.50[0.020]
0.70[0.027]
0.09[[0.003]
0.20[0.008]
51-85091-*A
Document #: 38-07186 Rev. *B
Page 16 of 19
CY22393
CY22394
CY22395
Ordering Information
Ordering Code
Package Type
Product Flow
CY22393ZC-XXX
16-Pin TSSOP
Commercial, 0 to 70°C
CY22393ZC-XXXT
16-Pin TSSOP - Tape and Reel
Commercial, 0 to 70°C
CY22393ZI-XXX
16-Pin TSSOP
Industrial, –40 to 85°C
CY22393ZI-XXXT
16-Pin TSSOP- Tape and Reel
Industrial, –40 to 85°C
CY22393FC
16-Pin TSSOP
Commercial, 0 to 70°C
CY22393FCT
16-Pin TSSOP- Tape and Reel
Commercial, 0 to 70°C
CY22393FI
16-Pin TSSOP
Industrial, –40 to 85°C
CY22393FIT
16-Pin TSSOP- Tape and Reel
Industrial, –40 to 85°C
CY22394ZC-XXX
16-Pin TSSOP
Commercial, 0 to 70°C
CY22394ZC-XXXT
16-Pin TSSOP- Tape and Reel
Commercial, 0 to 70°C
CY22394ZI-XXX
16-Pin TSSOP
Industrial, –40 to 85°C
CY22394ZI-XXXT
16-Pin TSSOP- Tape and Reel
Industrial, –40 to 85°C
CY22394FC
16-Pin TSSOP
Commercial, 0 to 70°C
CY22394FCT
16-Pin TSSOP- Tape and Reel
Commercial, 0 to 70°C
CY22394FI
16-Pin TSSOP
Industrial, –40 to 85°C
CY22394FIT
16-Pin TSSOP- Tape and Reel
Industrial, –40 to 85°C
CY22395ZC-XXX
16-Pin TSSOP
Commercial, 0 to 70°C
CY22395ZC-XXXT
16-Pin TSSOP- Tape and Reel
Commercial, 0 to 70°C
CY22395ZI-XXX
16-Pin TSSOP
Industrial, –40 to 85°C
CY22395ZI-XXXT
16-Pin TSSOP- Tape and Reel
Industrial, –40 to 85°C
CY22395FC
16-Pin TSSOP
Commercial, 0 to 70°C
CY22395FCT
16-Pin TSSOP- Tape and Reel
Commercial, 0 to 70°C
CY22395FI
16-Pin TSSOP
Industrial, –40 to 85°C
CY22393ZXC-XXX
16-Pin TSSOP
Commercial, 0 to 70°C
CY22393ZXC-XXXT
16-Pin TSSOP- Tape and Reel
Commercial, 0 to 70°C
CY22393ZXI-XXX
16-Pin TSSOP
Industrial, –40 to 85°C
CY22393ZXI-XXXT
16-Pin TSSOP - Tape and Reel
Industrial, –40 to 85°C
CY22393FXC
16-Pin TSSOP
Commercial, 0 to 70°C
CY22393FXCT
16-Pin TSSOP - Tape and Reel
Commercial, 0 to 70°C
CY22393FXI
16-Pin TSSOP
Industrial, –40 to 85°C
Lead Free Devices
CY22393FXIT
16-Pin TSSOP - Tape and Reel
Industrial, –40 to 85°C
CY22394ZXC-XXX
16-Pin TSSOP
Commercial, 0 to 70°C
CY22394ZXC-XXXT
16-Pin TSSOP - Tape and Reel
Commercial, 0 to 70°C
CY22394ZXI-XXX
16-Pin TSSOP
Industrial, –40 to 85°C
CY22394ZXI-XXXT
16-Pin TSSOP - Tape and Reel
Industrial, –40 to 85°C
CY22394FXC
16-Pin TSSOP
Commercial, 0 to 70°C
CY22394FXCT
16-Pin TSSOP- Tape and Reel
Commercial, 0 to 70°C
CY22394FXI
16-Pin TSSOP
Industrial, –40 to 85°C
CY22394FXIT
16-Pin TSSOP - Tape and Reel
Industrial, –40 to 85°C
CY22395ZXC-XXX
16-Pin TSSOP
Commercial, 0 to 70°C
CY22395ZXI-XXX
16-Pin TSSOP
Industrial, –40 to 85°C
CY22395FXC
16-Pin TSSOP
Commercial, 0 to 70°C
CY22395FX I
16-Pin TSSOP
Industrial, –40 to 85°C
Document #: 38-07186 Rev. *B
Page 17 of 19
CY22393
CY22394
CY22395
CyClocksRT is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the
trademarks of their respective holders.
Document #: 38-07186 Rev. *B
Page 18 of 19
CY22393
CY22394
CY22395
Document History Page
Document Title: CY22393/CY22394/CY22395 Three-PLL Serial-Programmable Flash-Programmable Clock Generator
Document Number: 38-07186
REV.
ECN NO.
Issue
Date
Orig. of
Change
Description of Change
**
111984
12/09/01
DSG
Change from Spec number: 38-01144 to 38-07186
*A
129388
10/13/03
RGL
Added timing information
*B
237755
See ECN
RGL
Added Lead Free Devices
Document #: 38-07186 Rev. *B
Page 19 of 19