CYPRESS CYWUSB6935

CYWUSB6935
WirelessUSB™ LR 2.4 GHz DSSS Radio
SoC
Features
■
Low standby current < 1 µA
■
2.4-GHz radio transceiver
■
Integrated 30-bit Manufacturing ID
■
Operates in the unlicensed Industrial, Scientific, and Medical
(ISM) band (2.4 GHz to 2.483 GHz)
■
Operating voltage from 2.7 V to 3.6 V
■
Operating temperature from –40 °C to 85 °C
■
Receive sensitivity: –95 dBm
■
Offered in a small footprint 48 QFN
■
Up to 0 dBm output power
Functional Description
■
Range of up to 50 meters or more
■
Data throughput of up to 62.5 kbits/sec
■
Highly integrated low cost, minimal number of external components required
■
Dual direct sequence spread spectrum (DSSS) reconfigurable
baseband correlators
■
SPI microcontroller interface (up to 2 MHz data rate)
■
13-MHz input clock operation
ig
ns
The CYWUSB6935 transceiver is a single-chip 2.4 GHz DSSS
Gaussian Frequency Shift Keying (GFSK) baseband modem
radio that connects directly to a microcontroller via a simple serial
peripheral interface.
rN
ew
D
es
The CYWUSB6935 is offered in an industrial temperature range
48-pin QFN and a commercial temperature range 48-pin QFN.
fo
Logic Block Diagram – CYWUSB6935
SERDES
B
DSSS
Baseband
B
GFSK
Modulator
GFSK
Demodulator
RFOUT
RFIN
Synthesizer
X13IN
X13
X13OUT
N
ot
RESET
PD
Digital
R
ec
SS
SCK
MISO
MOSI
DSSS
Baseband
A
om
m
SERDES
A
IRQ
en
de
d
DIOV A L
DIO
Cypress Semiconductor Corporation
Document Number : 38-16008 Rev. *G
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised October 05, 2010
[+] Feedback
CYWUSB6935
Contents
Applications ...................................................................... 3
Applications Support ................................................... 3
Functional Overview ........................................................ 3
2.4 GHz Radio ............................................................. 3
GFSK Modem .............................................................. 3
Dual DSSS Baseband ................................................. 3
Serializer/Deserializer (SERDES) ............................... 4
Application Interfaces .................................................. 4
Clocking and Power Management .............................. 4
Receive Signal Strength Indicator (RSSI) ................... 4
Application Interfaces ...................................................... 4
SPI Interface ................................................................ 4
DIO Interface ............................................................... 6
Interrupts ..................................................................... 6
Application Examples ...................................................... 7
Register Descriptions ...................................................... 8
Absolute Maximum Ratings .......................................... 25
N
ot
R
ec
om
m
en
de
d
fo
rN
ew
D
es
ig
ns
Operating Conditions ..................................................... 25
DC Characteristics (Over the Operating Range) ............ 25
AC Characteristics ......................................................... 26
Radio Parameters ..................................................... 28
Power Management Timing ...................................... 29
Typical Operating Characteristics ............................. 30
Ordering Information ...................................................... 32
Ordering Code Definition ........................................... 32
Package Diagram ............................................................ 33
Acronyms ........................................................................ 34
Document Conventions ................................................. 34
Document History Page ................................................. 35
Sales, Solutions, and Legal Information ...................... 36
Worldwide Sales and Design Support ....................... 36
Products .................................................................... 36
PSoC Solutions ......................................................... 36
Document Number : 38-16008 Rev. *G
Page 2 of 36
[+] Feedback
CYWUSB6935
Applications
The receiver and transmitter are a single-conversion, low-Intermediate Frequency (low-IF) architecture with fully integrated IF
channel matched filters to achieve high performance in the
presence of interference. An integrated Power Amplifier (PA)
provides an output power control range of 30 dB in seven steps.
Building/Home Automation
❐ Climate Control
❐ Lighting Control
❐ Smart Appliances
❐ On-Site Paging Systems
❐ Alarm and Security
Table 1. Internal PA Output Power Step Table
■
Automatic Meter Reading (AMR)
■
Transportation
❐ Diagnostics
❐ Remote Keyless Entry
■
Consumer / PC
❐ Locator Alarms
❐ Presenter Tools
❐ Remote Controls
❐ Toys
PA Setting
7
6
5
4
3
2
1
0
Typical Output Power (dBm)
0
–2.4
–5.6
–9.7
–16.4
–20.8
–24.8
–29.0
ns
Industrial Control
❐ Inventory Management
❐ Factory Automation
❐ Data Acquisition
D
es
ig
■
ew
Both the receiver and transmitter integrated Voltage Controlled
Oscillator (VCO) and synthesizer have the agility to cover the
complete 2.4-GHz GFSK radio transmitter ISM band. The
synthesizer provides the frequency-hopping local oscillator for
the transmitter and receiver. The VCO loop filter is also
integrated on-chip.
rN
■
2.4 GHz Radio
GFSK Modem
ot
Functional Overview
R
ec
om
m
en
de
d
The CYWUSB6935 is supported by both the CY3632
WirelessUSB Development Kit and the CY3635 WirelessUSB
N:1 Development Kit. The CY3635 development kit provides all
of the materials and documents needed to cut the cord on multipoint to point and point-to-point low bandwidth, high node density
applications including four small form-factor sensor boards and
a hub board that connects to WirelessUSB LR RF module
boards, a software application that graphically demonstrates the
multipoint to point protocol, comprehensive WirelessUSB
protocol code examples and all of the associated schematics,
gerber files and bill of materials. The WirelessUSB N:1 Development Kit is also supported by the WirelessUSB Listener Tool.
fo
Applications Support
N
The CYWUSB6935 provides a complete SPI-to-antenna radio
modem. The CYWUSB6935 is designed to implement wireless
devices operating in the worldwide 2.4-GHz Industrial, Scientific,
and Medical (ISM) frequency band (2.400 GHz–2.4835 GHz). It
is intended for systems compliant with world-wide regulations
covered by ETSI EN 301 489-1 V1.4.1, ETSI EN 300 328-1
V1.3.1 (European Countries); FCC CFR 47 Part 15 (USA and
Industry Canada) and ARIB STD-T66 (Japan).
The CYWUSB6935 contains a 2.4-GHz radio transceiver, a
GFSK modem, and a dual DSSS reconfigurable baseband. The
radio and baseband are both code- and frequency-agile.
Forty-nine spreading codes selected for optimal performance
(Gold codes) are supported across 78 1-MHz channels yielding
a theoretical spectral capacity of 3822 channels. The
CYWUSB6935 supports a range of up to 50 meters or more.
The transmitter uses a DSP-based vector modulator to convert
the 1-MHz chips to an accurate GFSK carrier.
The receiver uses a fully integrated Frequency Modulator (FM)
detector with automatic data slicer to demodulate the GFSK
signal.
Dual DSSS Baseband
Data is converted to DSSS chips by a digital spreader.
De-spreading is performed by an oversampled correlator. The
DSSS baseband cancels spurious noise and assembles
properly correlated data bytes.
The DSSS baseband has three operating modes: 64-chips/bit
Single Channel, 32-chips/bit Single Channel, and 32-chips/bit
Single Channel Dual Data Rate (DDR).
64 Chips/Bit Single Channel
The baseband supports a single data stream operating at 15.625
kbits/sec. The advantage of selecting this mode is its ability to
tolerate a noisy environment. This is because the 15.625
kbits/sec data stream utilizes the longest PN Code resulting in
the highest probability for recovering packets over the air. This
mode can also be selected for systems requiring data transmissions over longer ranges.
32 Chips/Bit Single Channel
The baseband supports a single data stream operating at 31.25
kbits/sec.
32 Chips/Bit Single Channel Dual Data Rate (DDR)
The baseband spreads bits in pairs and supports a single data
stream operating at 62.5 kbits/sec.
Document Number : 38-16008 Rev. *G
Page 3 of 36
[+] Feedback
CYWUSB6935
Serializer/Deserializer (SERDES)
reset for a new conversion until the receive mode is toggled off
and on. After a connection has been established, the RSSI
register can be read to determine the relative connection quality
of the channel. A RSSI register value lower than 10 indicates that
the received signal strength is low, a value greater than 28
indicates a strong signal level.
CYWUSB6935 provides a data Serializer/Deserializer
(SERDES), which provides byte-level framing of transmit and
receive data. Bytes for transmission are loaded into the SERDES
and receive bytes are read from the SERDES via the SPI
interface. The SERDES provides double buffering of transmit
and receive data. While one byte is being transmitted by the
radio the next byte can be written to the SERDES data register
insuring there are no breaks in transmitted data.
To check for a quiet channel before transmitting, first set up
receive mode properly and read the RSSI register (Reg 0x22). If
the valid bit is zero, then force the Carrier Detect register (Reg
0x2F, bit 7=1) to initiate an ADC conversion. Then, wait greater
than 50 μs and read the RSSI register again. Next, clear the
Carrier Detect Register (Reg 0x2F, bit 7=0) and turn the receiver
OFF. Measuring the noise floor of a quiet channel is inherently a
'noisy' process so, for best results, this procedure should be
repeated several times (~20) to compute an average noise floor
level. A RSSI register value of 0-10 indicates a channel that is
relatively quiet. A RSSI register value greater than 10 indicates
the channel is probably being used. A RSSI register value
greater than 28 indicates the presence of a strong signal.
After a receive byte has been received it is loaded into the
SERDES data register and can be read at any time until the next
byte is received, at which time the old contents of the SERDES
data register will be overwritten.
ns
Application Interfaces
D
es
ig
CYWUSB6935 has a fully synchronous SPI slave interface for
connectivity to the application MCU. Configuration and
byte-oriented data transfer can be performed over this interface.
An interrupt is provided to trigger real time events.
Application Interfaces
An optional SERDES Bypass mode (DIO) is provided for applications that require a synchronous serial bit-oriented data path.
This interface is for data only.
ew
SPI Interface
fo
en
de
d
A 13-MHz crystal is directly connected to X13IN and X13 without
the need for external capacitors. The CYWUSB6935 has a
programmable trim capability for adjusting the on-chip load
capacitance supplied to the crystal.
The CYWUSB6935 has a four-wire SPI communication interface
between an application MCU and one or more slave devices.
The SPI interface supports single-byte and multi-byte serial
transfers. The four-wire SPI communications interface consists
of Master Out-Slave In (MOSI), Master In-Slave Out (MISO),
Serial Clock (SCK), and Slave Select (SS).
rN
Clocking and Power Management
Nominal frequency: 13 MHz
■
Operating mode: Fundamental mode
■
Resonance mode: Parallel resonant
■
Frequency stability: ±30 ppm
■
Series resistance: <100 ohms
■
Load capacitance: 10 pF
■
Drive level: 10 μW to 100 μW
ot
R
ec
■
om
m
Below are the requirements for the crystal to be directly
connected to X13IN and X13:
The application MCU can initiate a SPI data transfer via a
multi-byte transaction. The first byte is the Command/Address
byte, and the following bytes are the data bytes as shown in
Figure 2 through Figure 3. The SS signal should not be
deasserted between bytes. The SPI communications interface is
as follows:
■
Command Direction (bit 7) = “0” Enables SPI read transaction.
A “1” enables SPI write transactions.
■
Command Increment (bit 6) = “1” Enables SPI auto address
increment. When set, the address field automatically increments at the end of each data byte in a burst access, otherwise
the same address is accessed.
■
Six bits of address.
■
Eight bits of data.
N
The radio frequency (RF) circuitry has on-chip decoupling capacitors. The CYWUSB6935 is powered from a 2.7-V to 3.6-V DC
supply. The CYWUSB6935 can be shut down to a fully static
state using the PD pin.
The SPI receives SCK from an application MCU on the SCK pin.
Data from the application MCU is shifted in on the MOSI pin.
Data to the application MCU is shifted out on the MISO pin. The
active-low Slave Select (SS) pin must be asserted to initiate a
SPI transfer.
Receive Signal Strength Indicator (RSSI)
The RSSI register (Reg 0x22) returns the relative signal strength
of the ON-channel signal power and can be used to:
1. Determine the connection quality
2. Determine the value of the noise floor
3. Check for a quiet channel before transmitting.
The internal RSSI voltage is sampled through a 5-bit
analog-to-digital converter (ADC). A state machine controls the
conversion process. Under normal conditions, the RSSI state
machine initiates a conversion when an ON-channel carrier is
detected and remains above the noise floor for over 50 μs. The
conversion produces a 5-bit value in the RSSI register (Reg
0x22, bits 4:0) along with a valid bit, RSSI register (Reg 0x22, bit
5). The state machine then remains in HALT mode and does not
Document Number : 38-16008 Rev. *G
The SPI communications interface has a burst mechanism,
where the command byte can be followed by as many data bytes
as desired. A burst transaction is terminated by deasserting the
slave select (SS = 1). For burst read transactions, the application
MCU must abide by the timing shown in Figure 11.
The SPI communications interface single read and burst read
sequences are shown in Figure 1 and Figure 2, respectively.
The SPI communications interface single write and burst write
sequences are shown in Figure 3 and Figure 4, respectively.
Page 4 of 36
[+] Feedback
CYWUSB6935
Table 2. SPI Transaction Format
Byte 1
Byte 1+N
Bit #
7
6
[5:0]
[7:0]
Bit Name
DIR
INC
Address
Data
Figure 1. SPI Single Read Sequence
SCK
SS
cm d
MOSI
D IR
addr
IN C
0
0
A5
A4
A3
A2
A1
A0
D5
D6
D4
D3
D2
D1
D0
D
es
ig
D7
ns
d a ta t o m c u
M IS O
ew
Figure 2. SPI Burst Read Sequence
rN
SCK
SS
D IR
addr
IN C
1
A5
A4
A3
A2
A1
A0
d
0
fo
cm d
MOSI
en
de
d a ta to m c u
M IS O
D6
D5
D4
D3
D2
d a ta to m c u
1
D1
D0
D7
D6
D5
D4
D3
1+N
D2
D1
D0
om
m
D7
Figure 3. SPI Single Write Sequence
R
ec
SC K
SS
ot
cm d
DIR
1
INC
0
N
M O SI
A5
A4
addr
A3
A2
data from m cu
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
M ISO
Figure 4. SPI Burst Write Sequence
SCK
SS
cm d
MOSI
D IR
1
a dd r
d ata fro m m cu
da ta from m cu
1
1+N
IN C
1
A5
A4
A3
A2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
M IS O
Document Number : 38-16008 Rev. *G
Page 5 of 36
[+] Feedback
CYWUSB6935
DIO Interface
Wake Interrupt
The DIO communications interface is an optional SERDES
bypass data-only transfer interface. In receive mode, DIO and
DIOVAL are valid after the falling edge of IRQ, which clocks the
data as shown in Figure 5. In transmit mode, DIO and DIOVAL
are sampled on the falling edge of the IRQ, which clocks the data
as shown in Figure 6. The application MCU samples the DIO and
DIOVAL on the rising edge of IRQ.
When the PD pin is low, the oscillator is stopped. After PD is
deasserted, the oscillator takes time to start, and until it has done
so, it is not safe to use the SPI interface. The wake interrupt
indicates that the oscillator has started, and that the device is
ready to receive SPI transfers.
The wake interrupt is enabled by setting bit 0 of the Wake Enable
register (Reg 0x1C, bit 0=1). Whether or not a wake interrupt is
pending is indicated by the state of bit 0 of the Wake Status
register (Reg 0x1D, bit 0). Reading the Wake Status register
(Reg 0x1D) clears the interrupt.
Interrupts
The CYWUSB6935 features three sets of interrupts: transmit,
received, and a wake interrupt. These interrupts all share a
single pin (IRQ), but can be independently enabled/disabled. In
transmit mode, all receive interrupts are automatically disabled,
and in receive mode all transmit interrupts are automatically
disabled. However, the contents of the enable registers are
preserved when switching between transmit and receive modes.
Transmit Interrupts
ig
ns
Four interrupts are provided to flag the occurrence of transmit
events. The interrupts are enabled by writing to the Transmit
Interrupt Enable register (Reg 0x0D), and their status may be
determined by reading the Transmit Interrupt Status register
(Reg 0x0E). If more than 1 interrupt is enabled, it is necessary to
read the Transmit Interrupt Status register (Reg 0x0E) to
determine which event caused the IRQ pin to assert.
ew
The function and operation of these interrupts are described in
detail in Section .
rN
Receive Interrupts
fo
Eight interrupts are provided to flag the occurrence of receive
events, four each for SERDES A and B. In 64 chips/bit and 32
chips/bit DDR modes, only the SERDES A interrupts are
available, and the SERDES B interrupts will never trigger, even
if enabled. The interrupts are enabled by writing to the Receive
Interrupt Enable register (Reg 0x07), and their status may be
determined by reading the Receive Interrupt Status register (Reg
0x08). If more than one interrupt is enabled, it is necessary to
read the Receive Interrupt Status register (Reg 0x08) to
determine which event caused the IRQ pin to assert.
en
de
d
If more than 1 interrupt is enabled at any time, it is necessary to
read the relevant interrupt status register to determine which
event caused the IRQ pin to assert. Even when a given interrupt
source is disabled, the status of the condition that would
otherwise cause an interrupt can be determined by reading the
appropriate interrupt status register. It is therefore possible to
use the devices without making use of the IRQ pin at all.
Firmware can poll the interrupt status register(s) to wait for an
event, rather than using the IRQ pin.
D
es
Interrupts are enabled and the status read through 6 registers:
Receive Interrupt Enable (Reg 0x07), Receive Interrupt Status
(Reg 0x08), Transmit Interrupt Enable (Reg 0x0D), Transmit
Interrupt Status (Reg 0x0E), Wake Enable (Reg 0x1C), Wake
Status (Reg 0x1D).
R
ec
om
m
The polarity of all interrupts can be set by writing to the Configuration register (Reg 0x05), and it is possible to configure the IRQ
pin to be open drain (if active low) or open source (if active high).
The function and operation of these interrupts are described in
detail in Section .
IRQ
DIOVAL
N
ot
Figure 5. DIO Receive Sequence
v0
v1
v2
v3
v4
v5
v6
v7
v8
v9
v10
v11
v12
v13
v14
v...
d10
d11
d12
d13
d14
d...
data to mcu
DIO
d0
d1
d2
d3
d4
d5
d6
d7
d8
d9
Figure 6. DIO Transmit Sequence
IRQ
DIOVAL
v0
v1
v2
v3
v4
v5
v6
v7
v8
v9
v10
v11
v12
v13
v14
v...
d11
d12
d13
d14
d...
data from mcu
DIO
d0
d1
d2
d3
Document Number : 38-16008 Rev. *G
d4
d5
d6
d7
d8
d9
d10
Page 6 of 36
[+] Feedback
CYWUSB6935
Application Examples
Figure 7 shows a block diagram example of a typical battery powered device using the CYWUSB6935 chip.
Figure 8 shows an application example of a WirelessUSB LR alarm system where a single hub node is connected to an alarm panel.
The hub node wirelessly receives information from multiple sensor nodes in order to control the alarm panel.
Figure 7. CYWUSB6935 Battery Powered Device
LDO/
DC2DC
3.3 V
0.1μF
PCB Trace
Antenna
+
Battery -
2.0 pF
2.0 pF
RFIN
PD
RFOUT
D
es
PSoC™
8-bit MCU
WirelessUSB LR
IRQ
SPI
27 pF
d
fo
rN
4
2.2 nH
13MHz
Crystal
ew
Application
Hardware
ns
Vcc
RESET
1.2 pF
ig
Vcc
3.3 nH
R
R
ec
ALAR M P AN E L
om
m
en
de
Figure 8. WirelessUSB LR Alarm System
P S oC + S MO K E
D E TE C TO R
W ir elessU S B LR
P S oC + MO TIO N
D E TE C TO R
W ir elessU S B LR
P S oC + D O O R
SENSOR
23
ot
S
W ir elessU S B LR
N
2
W ir elessU S B LR +
P S oC
…
W ir elessU S B LR
Document Number : 38-16008 Rev. *G
P S oC + K E YP AD
Page 7 of 36
[+] Feedback
CYWUSB6935
Register Descriptions
Table 3 displays the list of registers inside the CYWUSB6935 that are addressable through the SPI interface. All registers are read
and writable, except where noted.
Table 3. CYWUSB6935 Register Map[1]
Register Name
CYWUSB6935 Page
Address
Mnemonic
0x00
Default
Access
8
0x07
RO
Revision ID
REG_ID
Control
REG_CONTROL
0x03
9
0x00
RW
Data Rate
REG_DATA_RATE
0x04
10
0x00
RW
Configuration
REG_CONFIG
0x05
11
0x01
RW
SERDES Control
REG_SERDES_CTL
0x06
11
0x03
RW
0x00
RW
0x00
RO
0x07
12
REG_RX_INT_STAT
0x08
13
Receive SERDES Data A
REG_RX_DATA_A
0x09
14
0x00
RO
Receive SERDES Valid A
REG_RX_VALID_A
0x0A
14
0x00
RO
Receive SERDES Data B
REG_RX_DATA_B
0x0B
14
0x00
RO
Receive SERDES Valid B
REG_RX_VALID_B
0x0C
14
0x00
RO
0x0D
15
0x00
RW
0x0E
16
0x00
RO
0x0F
17
0x00
RW
0x10
17
0x00
RW
0x18–0x11
17
0x1E8B6A3DE0E9B222
RW
0x19
18
0x08
RW
REG_TX_VALID
REG_PN_CODE
REG_THRESHOLD_L
en
de
PN Code
Threshold Low
d
REG_TX_DATA
Transmit SERDES Valid
ig
fo
Transmit SERDES Interrupt Status REG_TX_INT_STAT
Transmit SERDES Data
D
es
ew
rN
Transmit SERDES Interrupt Enable REG_TX_INT_EN
ns
Receive SERDES Interrupt Enable REG_RX_INT_EN
Receive SERDES Interrupt Status
REG_THRESHOLD_H
0x1A
18
0x38
RW
REG_WAKE_EN
0x1C
18
0x00
RW
Wake Status
REG_WAKE_STAT
0x1D
19
0x01
RO
Analog Control
REG_ANALOG_CTL
0x20
19
0x04
RW
0x21
19
0x00
RW
REG_RSSI
0x22
20
0x00
RO
PA Bias
REG_PA
0x23
20
0x00
RW
REG_CRYSTAL_ADJ
0x24
20
0x00
RW
VCO Calibration
ot
Crystal Adjust
R
ec
REG_CHANNEL
Receive Signal Strength Indicator
N
Channel
om
m
Threshold High
Wake Enable
REG_VCO_CAL
0x26
21
0x00
RW
Reg Power Control
REG_PWR_CTL
0x2E
21
0x00
RW
Carrier Detect
REG_CARRIER_DETECT
0x2F
21
0x00
RW
Clock Manual
REG_CLOCK_MANUAL
0x32
21
0x00
RW
Clock Enable
REG_CLOCK_ENABLE
0x33
22
0x00
RW
Synthesizer Lock Count
REG_SYN_LOCK_CNT
0x38
22
0x64
RW
Manufacturing ID
REG_MID
0x3C–0x3F
22
–
RO
Note
1. All registers are accessed Little Endian.
Document Number : 38-16008 Rev. *G
Page 8 of 36
[+] Feedback
CYWUSB6935
Table 4. Revision ID Register
Addr: 0x00
7
REG_ID
6
5
4
Default: 0x07
3
2
Silicon ID
1
0
Product ID
Bit
Name
7:4
Silicon ID
These are the Silicon ID revision bits. 0000 = Rev A, 0001 = Rev B, etc. These bits are read-only.
Description
3:0
Product ID
These are the Product ID revision bits. Fixed at value 0111. These bits are read-only.
Table 5. Control
Addr: 0x03
Default: 0x00
6
5
4
3
2
TX
Enable
PN Code
Select
Bypass Internal
Syn Lock
Signal
Auto Internal
PA
Disable
Internal PA
Enable
0
Reserved
ig
D
es
Name
1
Reserved
ns
7
RX
Enable
Description
ew
Bit
REG_CONTROL
RX Enable
The Receive Enable bit is used to place the IC in receive mode.
1 = Receive Enabled
0 = Receive Disabled
6
TX Enable
The Transmit Enable bit is used to place the IC in transmit mode.
1 = Transmit Enabled
0 = Transmit Disabled
5
PN Code
Select
The Pseudo-Noise Code Select bit selects between the upper or lower half of the 64 chips/bit PN code.
1 = 32 Most Significant Bits of PN code are used
0 = 32 Least Significant Bits of PN code are used
This bit applies only when the Code Width bit is set to 32 chips/bit PN codes (Reg 0x04, bit 2=1).
4
Bypass
Internal Syn
Lock Signal
This bit controls whether the state machine waits for the internal Syn Lock Signal before waiting for the amount
of time specified in the Syn Lock Count register (Reg 0x38), in units of 2 μs. If the internal Syn Lock Signal is
used then set Syn Lock Count to 25 to provide additional assurance that the synthesizer has settled.
1 = Bypass the Internal Syn Lock Signal and wait the amount of time in Syn Lock Count register (Reg 0x38)
0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg
0x38)
It is recommended that the application MCU sets this bit to 1 in order to guarantee a consistent settle time for
the synthesizer.
3
Auto Internal
PA Disable
The Auto Internal PA Disable bit is used to determine the method of controlling the Internal Power Amplifier.
The two options are automatic control by the baseband or by firmware through register writes. For external PA
usage, please see the description of the REG_ANALOG_CTL register (Reg 0x20).
1 = Register controlled Internal PA Enable
0 = Auto controlled Internal PA Enable
When this bit is set to 1, the enabled state of the Internal PA is directly controlled by bit Internal PA Enable (Reg
0x03, bit 2). It is recommended that this bit is set to 0, leaving the PA control to the baseband.
2
Internal PA
Enable
The Internal PA Enable bit is used to enable or disable the Internal Power Amplifier.
1 = Internal Power Amplifier Enabled
0 = Internal Power Amplifier Disabled
This bit only applies when the Auto Internal PA Disable bit is selected (Reg 0x03, bit 3=1), otherwise this bit is
don’t care.
1
Reserved
This bit is reserved and should be written with a zero.
0
Reserved
This bit is reserved and should be written with a zero.
N
ot
R
ec
om
m
en
de
d
fo
rN
7
Document Number : 38-16008 Rev. *G
Page 9 of 36
[+] Feedback
CYWUSB6935
Table 6. Data Rate
Addr: 0x04
7
REG_DATA_RATE
6
5
4
Default: 0x00
3
Reserved
Bit
Name
7:3 Reserved
2
1
0
Code Width
Data Rate
Sample Rate
Description
These bits are reserved and should be written with zeroes.
D
es
ig
ns
2[2] Code Width The Code Width bit is used to select between 32 chips/bit and 64 chips/bit PN codes.
1 = 32 chips/bit PN codes
0 = 64 chips/bit PN codes
The number of chips/bit used impacts a number of factors such as data throughput, range and robustness to
interference. By choosing a 32 chips/bit PN-code, the data throughput can be doubled or even quadrupled (when
double data rate is set). A 64 chips/bit PN code offers improved range over its 32 chips/bit counterpart as well as
more robustness to interference. By selecting to use a 32 chips/bit PN code a number of other register bits are
impacted and need to be addressed. These are PN Code Select (Reg 0x03, bit 5), Data Rate (Reg 0x04, bit 1),
and Sample Rate (Reg 0x04, bit 0).
The Data Rate bit allows the user to select Double Data Rate mode of operation which delivers a raw data rate
of 62.5kbits/sec.
1 = Double Data Rate - 2 bits per PN code (No odd bit transmissions)
0 = Normal Data Rate - 1 bit per PN code
This bit is applicable only when using 32 chips/bit PN codes which can be selected by setting the Code Width bit
(Reg 0x04, bit 2=1). When using Double Data Rate, the raw data throughput is 62.5 kbits/sec because every 32
chips/bit PN code is interpreted as 2 bits of data. When using this mode a single 64 chips/bit PN code is placed
in the PN code register. This 64 chips/bit PN code is then split into two and used by the baseband to offer the
Double Data Rate capability. When using Normal Data Rate, the raw data throughput is 32 kbits/sec. Additionally,
Normal Data Rate enables the user to potentially correlate data using two differing 32 chips/bit PN codes.
0[2] Sample
Rate
The Sample Rate bit allows the use of the 12x sampling when using 32 chips/bit PN codes and Normal Data Rate.
1 = 12x Oversampling
0 = 6x Oversampling
Using 12x oversampling improves the correlators receive sensitivity. When using 64 chips/bit PN codes or Double
Data Rate this bit is don’t care. The only time when 12x oversampling can be selected is when a 32 chips/bit PN
code is being used with Normal Data Rate.
N
ot
R
ec
om
m
en
de
d
fo
rN
ew
1[2] Data Rate
Note
2. The following Reg 0x04, bits 2:0 values are not valid:
• 001–Not Valid
• 010–Not Valid
• 011–Not Valid
• 111–Not Valid
Document Number : 38-16008 Rev. *G
Page 10 of 36
[+] Feedback
CYWUSB6935
Table 7. Configuration
Addr: 0x05
7
REG_CONFIG
6
5
4
Default: 0x01
3
2
1
Reserved
Bit
IRQ Pin Select
Name
7:2 Reserved
0
Description
These bits are reserved and should be written with zeroes.
ns
1:0 IRQ Pin Select The Interrupt Request Pin Select bits are used to determine the drive method of the IRQ pin.
11 = Open Source (IRQ asserted = 1, IRQ deasserted = Hi-Z)
10 = Open Drain (IRQ asserted = 0, IRQ deasserted = Hi-Z)
01 = CMOS (IRQ asserted = 1, IRQ deasserted = 0)
00 = CMOS Inverted (IRQ asserted = 0, IRQ deasserted = 1)
7
REG_SERDES_CTL
6
5
4
3
EOF Length
Description
These bits are reserved and should be written with zeroes.
fo
SERDES
Enable
0
The SERDES Enable bit is used to switch between bit-serial mode and SERDES mode.
1 = SERDES enabled
0 = SERDES disabled, bit-serial mode enabled
When the SERDES is enabled data can be written to and read from the IC one byte at a time, through the
use of the SERDES Data registers. The bit-serial mode requires bits to be written one bit at a time through
the use of the DIO/DIOVAL pins, refer to section 3.2. It is recommended that SERDES mode be used to avoid
the need to manage the timing required by the bit-serial mode.
The End of Frame Length bits are used to set the number of sequential bit times for an inter-frame gap without
valid data before an EOF event will be generated. When in receive mode and a valid bit has been received
the EOF event can then be identified by the number of bit times that expire without correlating any new data.
The EOF event causes data to be moved to the proper SERDES Data Register and can also be used to
generate interrupts. If 0 is the EOF length, an EOF condition will occur at the first invalid bit after a valid
reception.
N
ot
R
ec
2:0 EOF Length
om
m
en
de
3
1
rN
Name
7:4 Reserved
2
Default: 0x03
d
Bit
SERDES
Enable
ew
Reserved
D
es
Addr: 0x06
ig
Table 8. SERDES Control
Document Number : 38-16008 Rev. *G
Page 11 of 36
[+] Feedback
CYWUSB6935
Table 9. Receive SERDES Interrupt Enable
Addr: 0x07
7
6
Underflow B
Overflow B
Bit
Name
7 Underflow B
Overflow B
5
EOF B
4
Full B
3
Underflow A
2
Overflow A
1
EOF A
0
Full A
REG_RX_INT_EN
4
3
Full B
Underflow A
2
Overflow A
Default: 0x00
1
0
EOF A
Full A
Description
The Underflow B bit is used to enable the interrupt associated with an underflow condition with the Receive
SERDES Data B register (Reg 0x0B)
1 = Underflow B interrupt enabled for Receive SERDES Data B
0 = Underflow B interrupt disabled for Receive SERDES Data B
An underflow condition occurs when attempting to read the Receive SERDES Data B register (Reg 0x0B) when
it is empty.
The Overflow B bit is used to enable the interrupt associated with an overflow condition with the Receive
SERDES Data B register (Reg 0x0B)
1 = Overflow B interrupt enabled for Receive SERDES Data B
0 = Overflow B interrupt disabled for Receive SERDES Data B
An overflow condition occurs when new received data is written into the Receive SERDES Data B register (Reg
0x0B) before the prior data is read out.
The End of Frame B bit is used to enable the interrupt associated with the Channel B Receiver EOF condition.
1 = EOF B interrupt enabled for Channel B Receiver
0 = EOF B interrupt disabled for Channel B Receiver
The EOF IRQ asserts during an End of Frame condition. End of Frame conditions occur after at least one bit
has been detected, and then the number of invalid bits in the frame exceeds the number in the EOF length field.
If 0 is the EOF length, and EOF condition will occur at the first invalid bit after a valid reception. This IRQ is
cleared by reading the receive status register
The Full B bit is used to enable the interrupt associated with the Receive SERDES Data B register (Reg 0x0B)
having data placed in it.
1 = Full B interrupt enabled for Receive SERDES Data B
0 = Full B interrupt disabled for Receive SERDES Data B
A Full B condition occurs when data is transferred from the Channel B Receiver into the Receive SERDES Data
B register (Reg 0x0B). This could occur when a complete byte is received or when an EOF event occurs whether
or not a complete byte has been received.
The Underflow A bit is used to enable the interrupt associated with an underflow condition with the Receive
SERDES Data A register (Reg 0x09)
1 = Underflow A interrupt enabled for Receive SERDES Data A
0 = Underflow A interrupt disabled for Receive SERDES Data A
An underflow condition occurs when attempting to read the Receive SERDES Data A register (Reg 0x09) when
it is empty.
The Overflow A bit is used to enable the interrupt associated with an overflow condition with the Receive
SERDES Data A register (0x09)
1 = Overflow A interrupt enabled for Receive SERDES Data A
0 = Overflow A interrupt disabled for Receive SERDES Data A
An overflow condition occurs when new receive data is written into the Receive SERDES Data A register (Reg
0x09) before the prior data is read out.
The End of Frame A bit is used to enable the interrupt associated with an End of Frame condition with the Channel
A Receiver.
1 = EOF A interrupt enabled for Channel A Receiver
0 = EOF A interrupt disabled for Channel A Receiver
The EOF IRQ asserts during an End of Frame condition. End of Frame conditions occur after at least one bit
has been detected, and then the number of invalid bits in a frame exceeds the number in the EOF length field.
If 0 is the EOF length, an EOF condition will occur at the first invalid bit after a valid reception. This IRQ is cleared
by reading the receive status register.
The Full A bit is used to enable the interrupt associated with the Receive SERDES Data A register (0x09) having
data written into it.
1 = Full A interrupt enabled for Receive SERDES Data A
0 = Full A interrupt disabled for Receive SERDES Data A
A Full A condition occurs when data is transferred from the Channel A Receiver into the Receive SERDES Data
A register (Reg 0x09). This could occur when a complete byte is received or when an EOF event occurs whether
or not a complete byte has been received.
N
ot
R
ec
om
m
en
de
d
fo
rN
ew
D
es
ig
ns
6
5
EOF B
Document Number : 38-16008 Rev. *G
Page 12 of 36
[+] Feedback
CYWUSB6935
Table 10. Receive SERDES Interrupt Status[3]
Addr: 0x08
7
6
Valid B
Flow Violation B
REG_RX_INT_STAT
4
3
Full B
Valid A
5
EOF B
2
Flow Violation A
Default: 0x00
1
0
EOF A
Full A
Bit
Name
7 Valid B
fo
om
m
N
ot
2
R
ec
3
en
de
d
4
rN
ew
5
D
es
ig
ns
6
Description
The Valid B bit is true when all the bits in the Receive SERDES Data B register (Reg 0x0B) are valid.
1 = All bits are valid for Receive SERDES Data B
0 = Not all bits are valid for Receive SERDES Data B
When data is written into the Receive SERDES Data B register (Reg 0x0B) this bit is set if all of the bits within the
byte that has been written are valid. This bit cannot generate an interrupt.
Flow
The Flow Violation B bit is used to signal whether an overflow or underflow condition has occurred for the Receive
Violation B SERDES Data B register (Reg 0x0B).
1 = Overflow/underflow interrupt pending for Receive SERDES Data B
0 = No overflow/underflow interrupt pending for Receive SERDES Data B
Overflow conditions occur when the radio loads new data into the Receive SERDES Data B register (Reg 0x0B)
before the prior data has been read. Underflow conditions occur when trying to read the Receive SERDES Data B
register (Reg 0x0B) when the register is empty. This bit is cleared by reading the Receive Interrupt Status register
(Reg 0x08)
EOF B
The End of Frame B bit is used to signal whether an EOF event has occurred on the Channel B receive.
1 = EOF interrupt pending for Channel B
0 = No EOF interrupt pending for Channel B
An EOF condition occurs for the Channel B Receiver when receive has begun and then the number of bit times
specified in the SERDES Control register (Reg 0x06) elapse without any valid bits being received. This bit is cleared
by reading the Receive Interrupt Status register (Reg 0x08)
Full B
The Full B bit is used to signal when the Receive SERDES Data B register (Reg 0x0B) is filled with data.
1 = Receive SERDES Data B full interrupt pending
0 = No Receive SERDES Data B full interrupt pending
A Full B condition occurs when data is transferred from the Channel B Receiver into the Receive SERDES Data B
register (Reg 0x0B). This could occur when a complete byte is received or when an EOF event occurs whether or
not a complete byte has been received.
Valid A
The Valid A bit is true when all of the bits in the Receive SERDES Data A Register (Reg 0x09) are valid.
1 = All bits are valid for Receive SERDES Data A
0 = Not all bits are valid for Receive SERDES Data A
When data is written into the Receive SERDES Data A register (Reg 0x09) this bit is set if all of the bits within the
byte that has been written are valid. This bit cannot generate an interrupt.
Flow
The Flow Violation A bit is used to signal whether an overflow or underflow condition has occurred for the Receive
Violation A SERDES Data A register (Reg 0x09).
1 = Overflow/underflow interrupt pending for Receive SERDES Data A
0 = No overflow/underflow interrupt pending for Receive SERDES Data A
Overflow conditions occur when the radio loads new data into the Receive SERDES Data A register (Reg 0x09)
before the prior data has been read. Underflow conditions occur when trying to read the Receive SERDES Data A
register (Reg 0x09) when the register is empty. This bit is cleared by reading the Receive Interrupt Status register
(Reg 0x08)
EOF A
The End of Frame A bit is used to signal whether an EOF event has occurred on the Channel A receive.
1 = EOF interrupt pending for Channel A
0 = No EOF interrupt pending for Channel A
An EOF condition occurs for the Channel A Receiver when receive has begun and then the number of bit times
specified in the SERDES Control register (0x06) elapse without any valid bits being received. This bit is cleared by
reading the Receive Interrupt Status register (Reg 0x08).
Full A
The Full A bit is used to signal when the Receive SERDES Data A register (Reg 0x09) is filled with data.
1 = Receive SERDES Data A full interrupt pending
0 = No Receive SERDES Data A full interrupt pending
A Full A condition occurs when data is transferred from the Channel A Receiver into the Receive SERDES Data A
Register (Reg 0x09). This could occur when a complete byte is received or when an EOF event occurs whether or
not a complete byte has been received.
1
0
Note
3. All status bits are set and readable in the registers regardless of IRQ enable status. This allows a polling scheme to be implemented without enabling IRQs. The status
bits are affected by TX Enable and RX Enable (Reg 0x03, bits 7:6). For example, the receive status will read 0 if the IC is not in receive mode. These registers are
read-only.
Document Number : 38-16008 Rev. *G
Page 13 of 36
[+] Feedback
CYWUSB6935
Table 11. Receive SERDES Data A
Addr: 0x09
7
REG_RX_DATA_A
6
5
4
Default: 0x00
3
2
1
0
Data
Bit
Name
7:0 Data
Description
Received Data for Channel A. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by
bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.
6
5
4
3
Valid
Bit
Name
Description
Default: 0x00
1
0
These bits indicate which of the bits in the Receive SERDES Data A register (Reg 0x09) are valid. A “1” indicates that
the corresponding data bit is valid for Channel A.
If the Valid Data bit is set in the Receive Interrupt Status register (Reg 0x08) all eight bits in the Receive SERDES Data
A register (Reg 0x09) are valid. Therefore, it is not necessary to read the Receive SERDES Valid A register (Reg 0x0A).
This register is read-only.
Table 13. Receive SERDES Data B
Addr: 0x0B
6
5
Name
3
2
1
0
Data
Description
Received Data for Channel B. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by
bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.
ot
7:0 Data
4
Default: 0x00
R
ec
Bit
REG_RX_DATA_B
om
m
7
en
de
d
fo
rN
ew
7:0 Valid
2
ig
7
REG_RX_VALID_A
D
es
Addr: 0x0A
ns
Table 12. Receive SERDES Valid A
Addr: 0x0C
7
N
Table 14. Receive SERDES Valid B
6
REG_RX_VALID_B
5
4
3
Default: 0x00
2
1
0
Valid
Bit Name
7:0 Valid
Description
These bits indicate which of the bits in the Receive SERDES Data B register (Reg 0x0B) are valid. A “1” indicates that
the corresponding data bit is valid for Channel B.
If the Valid Data bit is set in the Receive Interrupt Status register (0x08) all eight bits in the Receive SERDES Data B
register (Reg 0x0B) are valid. Therefore, it is not necessary to read the Receive SERDES Valid B register (Reg 0x0C).
This register is read-only.
Document Number : 38-16008 Rev. *G
Page 14 of 36
[+] Feedback
CYWUSB6935
Table 15. Transmit SERDES Interrupt Enable
Addr: 0x0D
7
6
REG_TX_INT_EN
4
3
Underflow
5
Reserved
2
Overflow
Default: 0x00
1
0
Done
Empty
N
ot
R
ec
om
m
en
de
d
fo
rN
ew
D
es
ig
ns
Bit
Name
Description
7:4 Reserved These bits are reserved and should be written with zeroes.
3 Underflow The Underflow bit is used to enable the interrupt associated with an underflow condition associated with the
Transmit SERDES Data register (Reg 0x0F)
1 = Underflow interrupt enabled
0 = Underflow interrupt disabled
An underflow condition occurs when attempting to transmit while the Transmit SERDES Data register (Reg 0x0F)
does not have any data.
2 Overflow The Overflow bit is used to enabled the interrupt associated with an overflow condition with the Transmit SERDES
Data register (0x0F).
1 = Overflow interrupt enabled
0 = Overflow interrupt disabled
An overflow condition occurs when attempting to write new data to the Transmit SERDES Data register (Reg 0x0F)
before the preceding data has been transferred to the transmit shift register.
1 Done
The Done bit is used to enable the interrupt that signals the end of the transmission of data.
1 = Done interrupt enabled
0 = Done interrupt disabled
The Done condition occurs when the Transmit SERDES Data register (Reg 0x0F) has transmitted all of its data
and there is no more data for it to transmit.
0 Empty
The Empty bit is used to enable the interrupt that signals when the Transmit SERDES register (Reg 0x0F) is empty.
1 = Empty interrupt enabled
0 = Empty interrupt disabled
The Empty condition occurs when the Transmit SERDES Data register (Reg 0x0F) is loaded into the transmit buffer
and it's safe to load the next byte
Document Number : 38-16008 Rev. *G
Page 15 of 36
[+] Feedback
CYWUSB6935
Table 16. Transmit SERDES Interrupt Status[4]
Addr: 0x0E
7
6
REG_TX_INT_STAT
4
3
Underflow
5
Reserved
2
Overflow
Default: 0x00
1
0
Done
Empty
en
de
d
fo
rN
ew
D
es
ig
ns
Bit
Name
Description
7:4 Reserved These bits are reserved. This register is read-only.
3 Underflow The Underflow bit is used to signal when an underflow condition associated with the Transmit SERDES Data register
(Reg 0x0F) has occurred.
1 = Underflow Interrupt pending
0 = No Underflow Interrupt pending
This IRQ will assert during an underflow condition to the Transmit SERDES Data register (Reg 0x0F). An underflow
occurs when the transmitter is ready to sample transmit data, but there is no data ready in the Transmit SERDES
Data register (Reg 0x0F). This will only assert after the transmitter has transmitted at least one bit. This bit is cleared
by reading the Transmit Interrupt Status register (Reg 0x0E).
2 Overflow The Overflow bit is used to signal when an overflow condition associated with the Transmit SERDES Data register
(0x0F) has occurred.
1 = Overflow Interrupt pending
0 = No Overflow Interrupt pending
This IRQ will assert during an overflow condition to the Transmit SERDES Data register (Reg 0x0F). An overflow
occurs when the new data is loaded into the Transmit SERDES Data register (Reg 0x0F) before the previous data
has been sent. This bit is cleared by reading the Transmit Interrupt Status register (Reg 0x0E).
1 Done
The Done bit is used to signal the end of a data transmission.
1 = Done Interrupt pending
0 = No Done Interrupt pending
This IRQ will assert when the data is finished sending a byte of data and there is no more data to be sent. This will
only assert after the transmitter has transmitted as least one bit. This bit is cleared by reading the Transmit Interrupt
Status register (Reg 0x0E)
The Empty bit is used to signal when the Transmit SERDES Data register (Reg 0x0F) has been emptied.
0 Empty
N
ot
R
ec
om
m
1 = Empty Interrupt pending
0 = No Empty Interrupt pending
This IRQ will assert when the transmit serdes is empty. When this IRQ is asserted it is ok to write to the Transmit SERDES Data
register (Reg 0x0F). Writing the Transmit SERDES Data register (Reg 0x0F) will clear this IRQ. It will be set when the data is loaded
into the transmitter, and it is ok to write new data.
Note
4. All status bits are set and readable in the registers regardless of IRQ enable status. This allows a polling scheme to be implemented without enabling IRQs. The status
bits are affected by the TX Enable and RX Enable (Reg 0x03, bits 7:6). For example, the transmit status will read 0 if the IC is not in transmit mode. These registers
are read-only.
Document Number : 38-16008 Rev. *G
Page 16 of 36
[+] Feedback
CYWUSB6935
Table 17. Transmit SERDES Data
Addr: 0x0F
7
REG_TX_DATA
6
5
4
Default: 0x00
3
2
1
0
Data
Bit Name
Description
7:0 Data Transmit Data. The over-the-air transmitted order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed
by bit 4, followed by bit 5, followed by bit 6, followed by bit 7.
Table 18. Transmit SERDES Valid
7
REG_TX_VALID
6
5
4
Default: 0x00
3
2
0
D
es
ig
Valid
1
ns
Addr: 0x10
rN
ew
Bit Name
Description
[5]
7:0 Valid The Valid bits are used to determine which of the bits in the Transmit SERDES Data register (reg 0x0F) are valid.
1 = Valid transmit bit
0 = Invalid transmit bit
Default:
0x1E8B6A3DE0E9B222
REG_PN_CODE
fo
Addr: 0x18-11
en
de
d
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
Address 0x18
Address 0x17
om
m
Table 19. PN Code
Address 0x16
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
Address 0x12
8
7
6
5
4
3
2
1
0
Address 0x11
ot
Description
The value inside the 8 byte PN code register is used as the spreading code for DSSS communication. All 8 bytes
can be used together for 64 chips/bit PN code communication, or the registers can be split into two sets of 32
chips/bit PN codes and these can be used alone or with each other to accomplish faster data rates. Not any 64
chips/bit value can be used as a PN code as there are certain characteristics that are needed to minimize the
possibility of multiple PN codes interfering with each other or the possibility of invalid correlation. The over-the-air
order is bit 0 followed by bit 1... followed by bit 62, followed by bit 63.
N
Bit
Name
63:0 PN Codes
Address 0x13
R
ec
Address 0x14
Address 0x15
Note
5. The Valid bit in the Transmit SERDES Valid register (Reg 0x10) is used to mark whether the radio will send data or preamble during that bit time of the data byte. Data
is sent LSB first. The SERDES will continue to send data until there are no more VALID bits in the shifter. For example, writing 0x0F to the Transmit SERDES Valid
register (Reg 0x10) will send half a byte.
Document Number : 38-16008 Rev. *G
Page 17 of 36
[+] Feedback
CYWUSB6935
Table 20. Threshold Low
Addr: 0x19
7
REG_THRESHOLD_L
6
5
4
Default: 0x08
3
Reserved
2
1
0
Threshold Low
Description
This bit is reserved and should be written with zero.
The Threshold Low value is used to determine the number of missed chips allowed when attempting to
correlate a single data bit of value ‘0’. A perfect reception of a data bit of ‘0’ with a 64 chips/bit PN code would
result in zero correlation matches, meaning the exact inverse of the PN code has been received. By setting
the Threshold Low value to 0x08 for example, up to eight chips can be erroneous while still identifying the
value of the received data bit. This value along with the Threshold High value determine the correlator count
values for logic ‘1’ and logic ‘0’. The threshold values used determine the sensitivity of the receiver to interference and the dependability of the received data. By allowing a minimal number of erroneous chips the
dependability of the received data increases while the robustness to interference decreases. On the other
hand increasing the maximum number of missed chips means reduced data integrity but increased
robustness to interference and increased range.
D
es
ig
ns
Bit
Name
7 Reserved
6:0 Threshold Low
ew
Table 21. Threshold High
7
REG_THRESHOLD_H
6
5
rN
Addr: 0x1A
4
3
2
1
0
Threshold High
d
fo
Reserved
Default: 0x38
N
Table 22. Wake Enable
ot
R
ec
om
m
en
de
Bit
Name
Description
7 Reserved
This bit is reserved and should be written with zero.
6:0 Threshold High The Threshold High value is used to determine the number of matched chips allowed when attempting to
correlate a single data bit of value ‘1’. A perfect reception of a data bit of ‘1’ with a 64 chips/bit or a 32 chips/bit
PN code would result in 64 chips/bit or 32 chips/bit correlation matches, respectively, meaning every bit was
received perfectly. By setting the Threshold High value to 0x38 (64-8) for example, up to eight chips can be
erroneous while still identifying the value of the received data bit. This value along with the Threshold Low
value determine the correlator count values for logic ‘1’ and logic ‘0’. The threshold values used determine
the sensitivity of the receiver to interference and the dependability of the received data. By allowing a minimal
number of erroneous chips the dependability of the received data increases while the robustness to interference decreases. On the other hand increasing the maximum number of missed chips means reduced data
integrity but increased robustness to interference and increased range.
Addr: 0x1C
7
REG_WAKE_EN
6
5
4
3
Reserved
Bit
Name
7:1 Reserved
0
Wakeup
Enable
Default: 0x00
2
1
0
Wakeup
Enable
Description
These bits are reserved and should be written with zeroes.
Wakeup interrupt enable.
0 = disabled
1 = enabled
A wakeup event is triggered when the PD pin is deasserted and once the IC is ready to receive SPI communications.
Document Number : 38-16008 Rev. *G
Page 18 of 36
[+] Feedback
CYWUSB6935
Table 23. Wake Status
Addr: 0x1D
7
6
5
REG_WAKE_STAT
4
3
Reserved
Default: 0x01
2
1
0
Wakeup Status
Bit
Name
Description
7:1 Reserved
These bits are reserved. This register is read-only.
0 Wakeup Status Wakeup status.
0 = Wake interrupt not pending
1 = Wake interrupt pending
This IRQ will assert when a wakeup condition occurs. This bit is cleared by reading the Wake Status register
(Reg 0x1D). This register is read-only.
ig
ew
rN
R
ec
ot
Reset
N
0
Description
This bit is reserved and should be written with zero.
Enables write access to Reg 0x2E and Reg 0x2F.
1 = Enables write access to Reg 0x2E and Reg 0x2F
0 = Reg 0x2E and Reg 0x2F are read-only
The MID Read Enable bit must be set to read the contents of the Manufacturing ID register (Reg 0x3C-0x3F).
Enabling the Manufacturing ID register (Reg 0x3C-0x3F) consumes power. This bit should only be set when
reading the contents of the Manufacturing ID register (Reg 0x3C-0x3F).
1 = Enables read of MID registers
0 = Disables read of MID registers
These bits are reserved and should be written with zeroes.
The Power Amplifier Output Enable bit is used to enable the PACTL pin for control of an external power
amplifier.
1 = PA Control Output Enabled on PACTL pin
0 = PA Control Output Disabled on PACTL pin
The Power Amplifier Invert bit is used to specify the polarity of the PACTL signal when the PaOe bit is set
high. PA Output Enable and PA Invert cannot be simultaneously changed.
1 = PACTL active low
0 = PACTL active high
The Reset bit is used to generate a self-clearing device reset.
1 = Device Reset. All registers are restored to their default values.
0 = No Device Reset.
om
m
4:3 Reserved
2 PA Output
Enable
PA Invert
Default: 0x00
1
0
PA Invert
Reset
d
MID Read
Enable
1
2
PA Output
Enable
en
de
5
REG_ANALOG_CTL
4
3
Reserved
Reserved
fo
Bit
Name
7 Reserved
6 Reg Write
Control
5
MID Read
Enable
D
es
Addr: 0x20
7
6
Reserved
Reg Write
Control
ns
Table 24. Analog Control
Table 25. Channel
Addr: 0x21
7
Reserved
Bit
Name
7 Reserved
6:0 Channel
6
5
REG_CHANNEL
4
3
Channel
Default: 0x00
2
1
0
Description
This bit is reserved and should be written with zero.
The Channel register (Reg 0x21) is used to determine the Synthesizer frequency. A value of 2 corresponds to a
communication frequency of 2.402 GHz, while a value of 79 corresponds to a frequency of 2.479 GHz. The channels
are separated from each other by 1 MHz intervals.
Limit application usage to channels 2–79 to adhere to FCC regulations. FCC regulations require that channels 0
and 1 and any channel greater than 79 be avoided. Use of other channels may be restricted by other regulatory
agencies. The application MCU must ensure that this register is modified before transmitting data over the air for
the first time.
Document Number : 38-16008 Rev. *G
Page 19 of 36
[+] Feedback
CYWUSB6935
Table 26. Receive Signal Strength Indicator (RSSI)[6]
Addr: 0x22
7
REG_RSSI
6
5
Reserved
Valid
2
Valid
0
Description
These bits are reserved. This register is read-only.
The Valid bit indicates whether the RSSI value in bits [4:0] are valid. This register is Read Only.
1 = RSSI value is valid
0 = RSSI value is invalid
4:0 RSSI
The Receive Strength Signal Indicator (RSSI) value indicates the strength of the received signal. This is a read only
value with the higher values indicating stronger received signals meaning more reliable transmissions.
7
REG_PA
6
5
4
D
es
Addr: 0x23
ig
Table 27. PA Bias
3
2
ew
Reserved
Name
Default: 0x00
1
0
PA Bias
Description
rN
Bit
1
RSSI
Name
7:6 Reserved
5
3
ns
Bit
4
Default: 0x00
These bits are reserved and should be written with zeroes.
2:0 PA Bias
The Power Amplifier Bias (PA Bias) bits are used to set the transmit power of the IC through increasing (values up
to 7) or decreasing (values down to 0) the gain of the on-chip Power Amplifier. The higher the register value the
higher the transmit power. By changing the PA Bias value signal strength management functions can be accomplished. For general purpose communication a value of 7 is recommended. See Table 1 for typical output power
steps based on the PA Bias bit settings.
en
de
d
fo
7:3 Reserved
om
m
Table 28. Crystal Adjust
Addr: 0x24
REG_CRYSTAL_ADJ
Reserved
Clock Output
Disable
5:0 Crystal Adjust
4
3
Default: 0x00
2
1
0
Crystal Adjust
Description
This bit is reserved and should be written with zero.
The Clock Output Disable bit disables the 13-MHz clock driven on the X13OUT pin.
1 = No 13-MHz clock driven externally
0 = 13-MHz clock driven externally
If the 13-MHz clock is driven on the X13OUT pin then receive sensitivity will be reduced by –4 dBm on
channels 5+13n. By default the 13-MHz clock output pin is enabled. This pin is useful for adjusting the
13-MHz clock, but it interfere with every 13th channel beginning with 2.405-GHz channel. Therefore, it is
recommended that the 13-MHz clock output pin be disabled when not in use.
The Crystal Adjust value is used to calibrate the on-chip parallel load capacitance supplied to the crystal.
Each increment of the Crystal Adjust value typically adds 0.135 pF of parallel load capacitance. The total
range is 8.5 pF, starting at 8.65 pF. These numbers do not include PCB parasitics, which can add an
additional 1–2 pF.
N
Bit
Name
7 Reserved
6 Clock Output
Disable
5
R
ec
6
ot
7
Note
6. The RSSI will collect a single value each time the part is put into receive mode via Control register (Reg 0x03, bit 7=1). See Section for more details.
Document Number : 38-16008 Rev. *G
Page 20 of 36
[+] Feedback
CYWUSB6935
Table 29. VCO Calibration
Addr: 0x26
7
REG_VCO_CAL
6
5
4
Default: 0x00
3
VCO Slope Enable
2
1
0
Reserved
\
ig
ns
Bit
Name
Description
7:6 VCO Slope Enable The Voltage Controlled Oscillator (VCO) Slope Enable bits are used to specify the amount of variance
(Write-Only)
automatically added to the VCO.
11 = –5/+5 VCO adjust. The application MCU must configure this option during initialization
10 = –2/+3 VCO adjust
01 = Reserved
00 = No VCO adjust
These bits are undefined for read operations.
5:0 Reserved
These bits are reserved and should be written with zeroes.
Addr: 0x2E
REG_PWR_CTL
6
5
4
3
ew
7
0
Reserved
Description
fo
Name
d
Reg Power When set, this bit disables unused circuitry and saves radio power. The user must set Reg 0x20, bit 6 = 1 to
Control
enable writes to Reg 0x2E. The application MCU must set this bit during initialization.
6:0 Reserved
These bits are reserved and should be written with zeroes.
om
m
Table 31. Carrier Detect
Addr: 0x2F
REG_CARRIER_DETECT
6
Carrier Detect
Override
4
Name
3
Default: 0x00
2
1
0
Reserved
Description
ot
Bit
5
R
ec
7
Carrier Detect Override When set, this bit overrides carrier detect. The user must set Reg 0x20, bit 6=1 to enable writes to
Reg 0x2F.
N
7
Default: 0x00
1
en
de
7
2
rN
Reg Power
Control
Bit
D
es
Table 30. Reg Power Control
6:0 Reserved
These bits are reserved and should be written with zeroes.
Table 32. Clock Manual
Addr: 0x32
7
REG_CLOCK_MANUAL
6
5
4
3
Default: 0x00
2
1
0
Manual Clock Overrides
Bit
Name
Description
7:0 Manual Clock Overrides This register must be written with 0x41 after reset for correct operation
Document Number : 38-16008 Rev. *G
Page 21 of 36
[+] Feedback
CYWUSB6935
Table 33. Clock Enable
Addr: 0x33
7
REG_CLOCK_ENABLE
6
5
4
Default: 0x00
3
2
1
0
Manual Clock Enables
Bit
Name
Description
7:0 Manual Clock
Enables
This register must be written with 0x41 after reset for correct operation
Table 34. Synthesizer Lock Count
7
REG_SYN_LOCK_CNT
6
5
4
Default: 0x64
3
2
Description
D
es
Bit Name
0
ig
Count
1
ns
Addr: 0x38
ew
7:0 Count Determines the length of delay in 2-µs increments for the synthesizer to lock when auto synthesizer is enabled via
Control register (0x03, bit 1=0) and not using the PLL lock signal. The default register setting is typically sufficient.
rN
Table 35. Manufacturing ID
REG_MID
fo
Addr: 0x3C-3F
Address 0x3E
Address 0x3D
8
7
6
5
4
3
2
1
0
Address 0x3C
en
de
Address 0x3F
d
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
N
ot
R
ec
om
m
Bit
Name
Description
31:30 Address[31:30] These bits are read back as zeroes.
29:0 Address[29:0] These bits are the Manufacturing ID (MID) for each IC. The contents of these bits cannot be read unless the
MID Read Enable bit (bit 5) is set in the Analog Control register (Reg 0x20). Enabling the Manufacturing ID
register (Reg 0x3C-0x3F) consumes power. The MID Read Enable bit in the Analog Control register (Reg
0x20, bit 5) should only be set when reading the contents of the Manufacturing ID register (Reg 0x3C-0x3F).
This register is read-only.
Document Number : 38-16008 Rev. *G
Page 22 of 36
[+] Feedback
CYWUSB6935
Table 36. Pin Description
Pin QFN
Name
Type
Default
Description
Input
Input
RF Input. Modulated RF signal received.
Output
N/A
RF Output. Modulated RF signal to be transmitted.
Analog RF
46
RFIN
5
RFOUT
Crystal / Power Control
38
X13
Input
N/A
Crystal Input. (refer to Clocking and Power Management on page 4).
35
X13IN
Input
N/A
Crystal Input. (refer to Clocking and Power Management on page 4).
26
X13OUT
Output/Hi-Z
Output
33
PD
Input
N/A
Power Down. Asserting this input (low), will put the IC in the Suspend Mode
(X13OUT is 0 when PD is Low).
14
RESET
Input
N/A
Active LOW Reset. Device reset.
34
PACTL
I/O
Input
PACTL. External Power Amplifier control. Pull-down or make output.
ig
ns
System Clock. Buffered 13-MHz system clock.
D
es
SERDES Bypass Mode Communications/Interrupt
DIO
I/O
Input
Data Input/Output. SERDES Bypass Mode Data Transmit/Receive.
19
DIOVAL
I/O
Input
Data I/O Valid. SERDES Bypass Mode Data Transmit/Receive Valid.
21
IRQ
Output /Hi-Z
Output
ew
20
rN
IRQ. Interrupt and SERDES Bypass Mode DIOCLK.
SPI Communications
MOSI
Input
N/A
Master-Output-Slave-Input Data. SPI data input pin.
24
MISO
Output/Hi-Z
Hi-Z
Master-Input-Slave-Output Data. SPI data output pin.
25
SCK
Input
N/A
SPI Input Clock. SPI clock.
22
SS
Input
N/A
Slave Select Enable. SPI enable.
Exposed
paddle
GND
d
en
de
R
ec
1, 2, 3, 4, 7,
8, 10, 11,
12, 15, 17,
18, 27, 30, NC
31, 36, 37,
39, 40, 43,
47, 48
GND
ot
GND
H
L
VCC = 2.7V to 3.6V.
Ground = 0 V.
Must be tied to Ground.
N/A
N/A
GND
L
N
13
VCC
om
m
Power and Ground
6, 9, 16, 28,
29, 32, 41, VCC
42, 44, 45
fo
23
Document Number : 38-16008 Rev. *G
Must be tied to Ground.
Page 23 of 36
[+] Feedback
CYWUSB6935
Figure 9. CYWUSB6935 48 QFN – Top View
CYWUSB6935
Top View*
NC 37
X13 38
NC 39
NC 40
VCC 41
NC 43
VCC 42
VCC 44
VCC 45
RFIN 46
NC 47
NC 48
NC 1
36 NC
NC 2
35 X13IN
NC 3
34 PACTL
NC 4
33 PD
RFOUT 5
31 NC
30 NC
ig
NC 7
ns
32 V CC
CYWUSB6935
48 QFN
V CC 6
NC 8
D
es
29 V CC
V CC 9
28 V CC
NC 10
27 NC
ew
NC 11
en
de
d
fo
25 SCK
24 MISO
23 MOSI
22 SS
21 IRQ
20 DIO
19 DIOVAL
18 NC
17 NC
16 VCC
15 NC
14 RESET
13 GND
rN
NC 12
26 X13OUT
N
ot
R
ec
om
m
* E-PAD BOTTOM SIDE
Document Number : 38-16008 Rev. *G
Page 24 of 36
[+] Feedback
CYWUSB6935
Absolute Maximum Ratings
Operating Conditions
Storage temperature................................. –65 °C to +150 °C
VCC (Supply Voltage)........................................2.7 V to 3.6 V
Ambient temperature with power applied . –55 °C to +125 °C
TA (Ambient temperature under bias)...... –40 °C to +85 °C[9]
Supply voltage on VCC relative to VSS.........–0.3 V to +3.9 V
TA (Ambient temperature under bias)...........0°C to +70°C[10]
DC voltage to logic
inputs[7]
.................. –0.3 V to VCC +0.3 V
Ground Voltage................................................................. 0 V
DC voltage applied to
outputs in high-Z state .......................... –0.3 V to VCC +0.3 V
FOSC (Oscillator or crystal frequency)........................ 13 MHz
Static discharge voltage (Digital)[8] ........................... >2000 V
Static discharge Voltage (RF)[8] ................................... 500 V
Latch up current.......................................+200 mA, –200 mA
Description
Conditions
Min
ig
Parameter
ns
DC Characteristics (Over the Operating Range)
Max
Unit
VCC
Supply voltage
3.0
3.6
V
VOH1
Output high voltage condition 1
At IOH = –100.0 µA VCC – 0.1
VCC
–
V
VOH2
Output high voltage condition 2
At IOH = –2.0 mA
2.4
3.0
–
V
VOL
Output low voltage
At IOL = 2.0 mA
–
0.0
0.4
V
2.0
–
VCC[11]
V
–0.3
–
0.8
V
–1
0.26
+1
µA
–
3.5
10
pF
ew
D
es
2.7
Typ[12]
Input high voltage
VIL
Input low voltage
IIL
Input leakage current
CIN
Pin input capacitance (except X13, X13IN, RFIN)
fo
rN
VIH
en
de
d
0 < VIN < VCC
Current consumption during power-down mode PD = LOW
–
0.24
15
µA
Current consumption without synthesizer
–
3
–
mA
STARTUP ICC
ICC from PD high to oscillator stable.
–
1.8
–
mA
–
1.4
–
µA
–
57.7
–
mA
om
m
ISleep
IDLE ICC
consumption[13]
PD = HIGH
Average transmitter current
RX ICC (PEAK)
Current consumption during receive
TX ICC (PEAK)
Current consumption during transmit
–
69.1
–
mA
SYNTH SETTLE
ICC
Current consumption with synthesizer on, no
transmit or receive
–
28.7
–
mA
N
ot
R
ec
TX AVG ICC
Notes
7. It is permissible to connect voltages above VCC to inputs through a series resistor limiting input current to 1 mA. This can’t be done during power down mode.
AC timing not guaranteed.
8. Human Body Model (HBM).
9. Industrial temperature operating range.
10. Commercial temperature operating range.
11. It is permissible to connect voltages above VCC to inputs through a series resistor limiting input current to 1 mA.
12. Typ. values measured with VCC = 3.0V @ 25°C
13. Average ICC when transmitting a 10-byte packet every 15 minutes using the WirelessUSB N:1 protocol.
Document Number : 38-16008 Rev. *G
Page 25 of 36
[+] Feedback
CYWUSB6935
AC Characteristics [14]
Table 37. SPI Interface[16]
Min
Typ
Max
Unit
tSCK_CYC
Parameter
SPI clock period
Description
476
–
–
ns
tSCK_HI (BURST READ)[15]
SPI clock high time
238
–
–
ns
tSCK_HI
SPI clock high time
158
–
–
ns
tSCK_LO
SPI clock low time
158
–
–
ns
tDAT_SU
SPI input data setup time
10
–
–
ns
tDAT_HLD
SPI input data hold time
97[16]
–
–
ns
tDAT_VAL
SPI output data valid time
77[16]
–
174[16]
ns
SPI slave select setup time before first positive edge of
SPI slave select hold time after last negative edge of SCK
250
–
–
ns
80
–
–
ns
D
es
ig
tSS_SU
tSS_HLD
ns
SCK[17]
Figure 10. SPI Timing Diagram
ew
tSC K_C YC
tSC K_H I
tSCK_LO
M
tDAT_SU
PL
D
E
tDAT_H LD
R
IV
tSS_HLD
fo
SA
E
d
MOSI
tSS_SU
d a ta fro m m c u
d a ta fro m m c u
d a ta fro m m c u
d a ta
d a ta to m c u
d a ta
tDAT_VAL
en
de
SS
rN
SCK
M IS O
om
m
d a ta to m c u
Figure 11. SPI Burst Read Every 9th SCK HI Stretch Timing Diagram
R
ec
t SC K_CYC
t SCK_HI
M ISO
ot
SS
t SCK_LO
every 8 th SCK_HI
N
SCK
D
R
t SCK_H I (BURST READ)
every 9 th SCK_HI
every 10 th SCK_HI
D
IV
E
data to m cu
data to m cu
R
IV
D
E
data to m cu
R
IV
E
data
t DAT_VAL
Notes
14. AC values are not guaranteed if voltages on any pin exceed VCC.
15. This stretch only applies to every 9th SCK HI pulse for SPI Burst Reads only.
16. For FOSC = 13 MHz, 3.3V @ 25°C.
17. SCK must start low, otherwise the success of SPI transactions are not guaranteed.
Document Number : 38-16008 Rev. *G
Page 26 of 36
[+] Feedback
CYWUSB6935
Table 38. DIO Interface
Parameter
Description
Min.
Typ.
Max.
Unit
Transmit
DIOVAL setup time
2.1
–
–
µs
DIO setup time
2.1
–
–
µs
tTX_DIOVAL_HLD
DIOVAL hold time
0
–
–
µs
tTX_DIO_HLD
DIO hold time
0
–
–
µs
tTX_IRQ_HI
Minimum IRQ high time – 32 chips/bit DDR
–
8
–
µs
Minimum IRQ high time – 32 chips/bit
–
16
–
µs
Minimum IRQ high time – 64 chips/bit
–
32
–
µs
Minimum IRQ low time – 32 chips/bit DDR
–
8
–
µs
Minimum IRQ low time – 32 chips/bit
–
16
–
µs
Minimum IRQ low time – 64 chips/bit
–
32
–
µs
–0.01
–
6.1
µs
–0.01
–
8.2
µs
–
16.1
µs
D
es
Receive
tRX_DIOVAL_VLD
DIOVAL valid time – 32 chips/bit DDR
ew
DIOVAL valid time – 32 chips/bit
DIOVAL valid time – 64 chips/bit
tRX_DIO_VLD
–0.01
rN
DIO valid time – 32 chips/bit DDR
DIO valid time – 32 chips/bit
–0.01
–
6.1
µs
–0.01
–
8.2
µs
–0.01
–
16.1
µs
Minimum IRQ high time – 32 chips/bit DDR
–
1
–
µs
Minimum IRQ high time – 32 chips/bit
d
fo
DIO valid time – 64 chips/bit
–
1
–
µs
Minimum IRQ high time – 64 chips/bit
–
1
–
µs
Minimum IRQ low time – 32 chips/bit DDR
–
8
–
µs
Minimum IRQ low Time – 32 chips/bit
–
16
–
µs
Minimum IRQ Low Time – 64 chips/bit
–
32
–
µs
en
de
tRX_IRQ_HI
R
ec
om
m
tRX_IRQ_LO
ig
tTX_IRQ_LO
ns
tTX_DIOVAL_SU
tTX_DIO_SU
Figure 12. DIO Receive Timing Diagram
t R X _ IR Q _ H I
D IO /
D IO V A L
t R X _ IR Q _ L O
ot
SA
N
IR Q
M
PL
SA
E
d a ta
M
PL
E
d a ta
d a ta
t
t R XR_XD_IOD VIOA_LV_LVDL D
Figure 13. DIO Transmit Timing Diagram
t TX _IR Q _ H I
IR Q
D IO /
D IO V A L
M
PL
SA
E
data
t T X _D IO _S U
t T X_D IO VA L_S U
Document Number : 38-16008 Rev. *G
t TX _IR Q _LO
SA
M
PL
E
data
t T X_D IO _H LD
t T X_ D IO V AL _H LD
Page 27 of 36
[+] Feedback
CYWUSB6935
Radio Parameters
Table 39. Radio Parameters
N
ot
R
ec
om
m
en
de
d
fo
rN
ew
D
es
ig
ns
Parameter Description
Conditions
Min
Typ
Max
Unit
RF frequency range
Note 18
2.400
–
2.483
GHz
Radio Receiver (T = 25°C, VCC = 3.3V, fosc = 13.000 MHz ± 2 ppm, X13OUT off, 64 chips/bit, Threshold Low = 8, Threshold High = 56, BER < 10–3)
Sensitivity
–86
–95
–
dBm
Maximum received signal
–20
–7
–
dBm
–
28–31
–
RSSI value for PWRin > –40 dBm
–
0–10
–
RSSI value for PWRin < –95 dBm
–
35
µs
Receive ready[19]
Interference Performance
Co-channel interference rejection carrier-to-interference (C/I) C = –60 dBm
–
6
–
dB
Adjacent (1 MHz) channel selectivity C/I 1 MHz
C = –60 dBm
–
-5
–
dB
Adjacent (2 MHz) channel selectivity C/I 2 MHz
C = –60 dBm
–
–33
–
dB
C = –67 dBm
–
–45
–
dB
Adjacent (> 3 MHz) channel selectivity C/I > 3 MHz
C = –67 dBm
–
–35
–
dB
Image[20] frequency interference, C/I Image
–
–41
–
dB
Adjacent (1 MHz) interference to in-band image frequency, C/I C = –67 dBm
image ±1 MHz
Out-of-Band Blocking Interference Signal Frequency
30 MHz–2399 MHz except (FO/N & FO/N±1 MHz)[21]
C = –67 dBm
–
–22
–
dBm
C = –67 dBm
–
–21
–
dBm
2498 MHz–12.75 GHz, except (FO*N & FO*N±1 MHz) [21]
–
–32
–
dBm
Intermodulation
C = –64 dBm
Δf = 5,10 MHz
Spurious Emission
–
–
–
30 MHz–1 GHz
–
–
–57
dBm
–
–
–54
dBm
1 GHz–12.75 GHz except (4.8 GHz–5.0 GHz)
dBm
4.8 GHz–5.0 GHz
–
–
–40 [22]
Radio Transmitter (T = 25°C, VCC = 3.3V, fosc = 13.000 MHz ± 2 ppm)
Maximum RF transmit power
PA = 7
–5
–0.4
–
dBm
RF power control range
–
28.6
–
dB
RF power range control step size
seven steps, monotonic
–
4.1
–
dB
Frequency Deviation
PN Code Pattern 10101010
–
270
–
kHz
Frequency Deviation
PN Code Pattern 11110000
–
320
–
kHz
±75
–
ns
Zero crossing error
–
Occupied bandwidth
100-kHz resolution
500
860
–
kHz
bandwidth, –6 dBc
Initial frequency offset
–
±50
–
kHz
In-band Spurious
–
–
–
–
–45
–30
dBm
Second channel power (±2 MHz)
–
–52
–40
dBm
> Third channel power (>3 MHz)
Non-Harmonically Related Spurs
–
–
–
30 MHz–12.75 GHz
–
–
–54
dBm
Harmonic Spurs
–
–
Second harmonic
–
–
–28
dBm
Third harmonic
–
–
–25
dBm
Fourth and greater harmonics
–
–
–42
dBm
Notes
18. Subject to regulation.
19. Max. time after receive enable and the synthesizer has settled before receiver is ready.
20. Image frequency is +4 MHz from desired channel (2 MHz low IF, high side injection).
21. FO = Tuned Frequency, N = Integer.
22. Antenna matching network and antenna will attenuate the output signal at these frequencies to meet regulatory requirements.
Document Number : 38-16008 Rev. *G
Page 28 of 36
[+] Feedback
CYWUSB6935
Power Management Timing
Table 40. Power Management Timing (The values below are dependent upon oscillator network component selection)[27]
Parameter
Description
Conditions
Min
Typ
Max
Unit
tPDN_X13
Time from PD deassert to X13OUT
–
2000
–
µs
tSPI_RDY
Time from oscillator stable to start of SPI transactions
1
–
–
µs
tPWR_RST
Power on to RESET deasserted
tRST
Minimum RESET asserted pulse width
tPWR_PD
Power on to PD deasserted[23]
VCC at 2.7V
1300
–
–
µs
1
–
–
µs
1300
–
–
µs
2000
–
µs
[24]
PD deassert to clocks running
–
tPD
Minimum PD asserted pulse width
10
–
–
µs
tSLEEP
PD assert to low power mode
–
50
–
ns
–
2000
–
µs
IRQ[25] assert
ns
tWAKE
interrupt)[26]
PD deassert to
tSTABLE
PD deassert to clock stable
to within ±10 ppm
–
2100
–
µs
tSTABLE2
IRQ assert (wake interrupt) to clock stable
to within ±10 ppm
–
2100
–
µs
D
es
ew
(wake
ig
tWAKE_INT
A
T
R
T
tPW R_PD
ot
IRQ
fo
Q
IR
tSLEEP
tWAKE
KE
EP
t PD
Figure 15. Sleep / Wake Timing
A
W
E
SL
PD
N
X13OUT
tRST
om
m
PD
R
ec
tPW R _R ST
P
U
RESET
en
de
S
VCC
t S P I_ R D Y
d
tPDN_X13
X13O U T
rN
Figure 14. Power On Reset/Reset Timing
t WAKE_INT
t STABLE
tSTABLE2
Notes
23. The PD pin must be asserted at power up to ensure proper crystal startup.
24. When X13OUT is enabled.
25. Both the polarity and the drive method of the IRQ pin are programmable. See page 11 for more details. Figure 15 illustrates default values for the Configuration register
(Reg 0x05, bits 1:0).
26. A wakeup event is triggered when the PD pin is deasserted. Figure 15 illustrates a wakeup event configured to trigger an IRQ pin event via the Wake Enable register
(Reg 0x1C, bit 0=1).
27. Measured with CTS ATXN6077A crystal.
Document Number : 38-16008 Rev. *G
Page 29 of 36
[+] Feedback
CYWUSB6935
Typical Operating Characteristics
BER Sensitivity vs Temp
GUID: 0x0ECC7E75
-86
-93.5
-88
-94.0
BER Rx Sens (dBm)
Spec Min
-90
Spec Typ
-92
Temp Spec
Typical
-94
-96
-95.0
3.3
-95.5
3.7
-96.0
2.6
-96.5
-97.0
-98.0
-30
-10
10
30
50
70
-50
90
ew
rN
LR06 0x0ECC7E75
-95.0
LR14 0x0DD2E9F8
d
en
de
-94.5
-95.0
-95.5
-10
10
-94.5
fo
LR14 0x0DD2E9F8
-30
BER Rx Sens (dBm)
LR07 0x17D34AAD
om
m
BER Rx Sens (dBm)
-94.0
LR06 0x0ECC7E75
-94.0
-96.5
-50
30
50
70
-95.5
-96.0
-96.5
-97.0
-97.5
-50
90
LR07 0x17D34AAD
-30
-10
Temperature (°C)
R
ec
N
LR07 0x17D34AAD
LR14 0x0DD2E9F8
-96.0
-96.5
-97.0
-97.5
-98.0
-50
-30
-10
50
70
90
-95.0
LR06 0x0ECC7E75
BER Rx Sens (dBm)
-95.5
30
BER Sensitivity vs Vcc @-45°C
ot
BER Rx Sens (dBm)
-95.0
10
Temperature (°C)
BER Sensitivity vs Temp @3.7v
-94.5
100
BER Sensitivity vs Temp @3.3v
-92.5
-96.0
50
D
es
BER Sensitivity vs Temp @2.6v
-93.5
0
Temperature (°C)
Temp(degC)
-93.0
ns
-97.5
-98
-100
-50
-94.5
ig
Sensitivity (dBm)
Receiver Sensitivity
2.440GHz, 3.3v
10
30
Temperature (°C)
Document Number : 38-16008 Rev. *G
50
70
90
LR06 0x0ECC7E75
-95.5
LR07 0x17D34AAD
LR14 0x0DD2E9F8
-96.0
-96.5
-97.0
-97.5
-98.0
2.5
2.7
2.9
3.1
3.3
3.5
3.7
3.9
Vcc
Page 30 of 36
[+] Feedback
CYWUSB6935
BER Sensitivity vs Vcc @90°C
BER Sensitivity vs Vcc @25°C
-93.0
-94.0
LR06 0x0ECC7E75
LR07 0x17D34AAD
LR14 0x0DD2E9F8
-95.0
-95.5
-96.0
2.7
2.9
3.1
3.3
3.5
3.7
LR07 0x17D34AAD
LR14 0x0DD2E9F8
-94.0
-94.5
-95.0
-95.5
2.5
3.9
2.7
2.9
0
3.5
3.7
3.9
Tx Ch40 Output Power
LR18 0x17D34E2D
rN
0.4
ew
MaximumTransmit Output Power
2.440GHz, 3.3v
-1
Spec Typ
Temp Spec
d
-3
0
Power (dBm)
-2
fo
0.2
Spec Min
Average
en
de
Power (dBm)
3.3
Vcc
D
es
Vcc
-4
-6
-50
-30
-10
10
30
70
3.3
-0.4
3.7
-0.8
-1
-60
90
-40
-20
Tx Ch40 Output Power
LR20 0xDD2E6A8
20
40
60
80
100
ot
Tx Ch0 Output Power
LR21 0xECC7E71
N
0
0
Temp (degC)
R
ec
Temp (degC)
50
2.6
-0.2
-0.6
om
m
-5
0
-0.2
2.6
-1
-0.4
-2
3.7
Spec Min
-3
Spec Typ
Temp Spec
-4
Power (dBm)
3.3
Power (dBm)
3.1
ig
-96.5
2.5
-93.5
ns
-94.5
BER Rx Sens (dBm)
BER Rx Sens (dBm)
LR06 0x0ECC7E75
-0.6
2.6
-0.8
3.3
-1
3.7
-1.2
-1.4
-5
-1.6
-6
-50
-30
-10
10
30
Temp(degC)
Document Number : 38-16008 Rev. *G
50
70
90
-1.8
-60
-40
-20
0
20
40
60
80
100
Temp (degC)
Page 31 of 36
[+] Feedback
CYWUSB6935
Figure 16. AC Test Loads and Waveforms for Digital Pins
AC Test Loads
DC Test Load
OUTPUT
OUTPUT
30 pF
INCLUDING
JIG AND
SCOPE
R1
VCC
5 pF
OUTPUT
INCLUDING
JIG AND
SCOPE
Max
R2
Typical
ALL INPUT PULSES
VCC
Unit
Ω
Ω
Ω
V
V
90%
GND
10%
ns
Rise time: 1 V/ns
Fall time: 1 V/ns
THÉVENIN EQUIVALENT
RTH
VTH
OUTPUT
Equivalent to:
Radio
rN
ew
Ordering Information
Part Number
90%
10%
ig
1071
937
500
1.4
3.00
D
es
Parameter
R1
R2
RTH
VTH
VCC
Package Name
Package Type
Operating Range
Transceiver
48-pin QFN (Sawn) 48-pin QFN (Pb-free)
Industrial
CYWUSB6935-48LTXC
Transceiver
48-pin QFN (Sawn) 48-pin QFN (Pb-free)
Commercial
d
fo
CYWUSB6935-48LTXI
N
ot
om
m
R
ec
CY WUSB 6935 48-LTX C/I
en
de
Ordering Code Definition
Temperature range:
Commercial/Industrial
48-pin Sawn QFN package
X = Pb-free
Part Number
Marketing Code: Wireless USB family
Company ID: CY = Cypress
Document Number : 38-16008 Rev. *G
Page 32 of 36
[+] Feedback
CYWUSB6935
Package Diagram
001-53698 *A
N
ot
R
ec
om
m
en
de
d
fo
rN
ew
D
es
ig
ns
Figure 17. 48-pin QFN 7 × 7 × 1.0 mm LT48C (Sawn)
Document Number : 38-16008 Rev. *G
Page 33 of 36
[+] Feedback
CYWUSB6935
Acronyms
Document Conventions
Table 41. Acronyms Used in this Document
Table 42. Units of Measure
Acronym
Symbol
Description
Unit of Measure
°C
degree Celsius
CMOS
Complementary metal oxide semiconductor
dB
decibels
CRC
Cyclic redundancy check
dBc
decibel relative to carrier
FEC
Forward error correction
dBm
decibel-milliwatt
FER
Frame error rate
Hz
hertz
GFSK
Gaussian frequency-shift keying
KB
1024 bytes
HBM
Human body model
Kbit
1024 bits
ISM
Industrial, scientific, amd medical
kHz
kilohertz
IRQ
Interrupt request
kΩ
kilohm
MHz
megahertz
MCU
Microcontroller unit
MΩ
megaohm
NRZ
Non return to zero
μA
PLL
Phase locked loop
μs
QFN
Quad flat no-leads
μV
RSSI
Received signal strength indication
μVrms
μW
microwatts
Rx
Receive
om
m
R
ec
ot
N
Document Number : 38-16008 Rev. *G
ig
D
es
ew
microvolts
mA
milliampere
ms
millisecond
mV
millivolts
nA
nanoampere
ns
nanosecond
nV
nanovolts
Ω
ohm
pp
peak-to-peak
ppm
parts per million
ps
picosecond
sps
samples per second
V
volts
d
Transmit
en
de
Tx
microsecond
rN
Radio frequency
microampere
microvolts root-mean-square
fo
RF
ns
Bit error rate
BER
Page 34 of 36
[+] Feedback
CYWUSB6935
Document History Page
Document Title: CYWUSB6935 WirelessUSBTM LR 2.4 GHz DSSS Radio SoC
Document Number: 38-16008
Revision
ECN
Orig. of Submission
Change
Date
Description of Change
207428
TGE
02/27/04
New datasheet
275349
ZTK
See ECN
Updated REG_DATA_RATE (0x04), 111 - Not Valid
Changed AVCC annotation to VCC
Removed SOIC package option
Corrected Logic Block Diagram – CYWUSB6935, Figure 7 and Figure 8
Updated ordering information section
Added Table 1 Internal PA Output Power Step Table
Corrected Figure 17 caption
Updated Radio Parameters
Added commercial temperature operating range in section 10
Updated average transmitter current consumption number
*B
291015
ZTK
See ECN
Added tSTABLE2 parameter to Table 40 and Figure 15
Removed Addr 0x01 and 0x02–unused
*C
335774
TGE
See ECN
Corrected Figure 7 - swap RFIN / RFOUT
Corrected REG_CONTROL - bit 1 description
Added Section 12.3 - Typical Operating Characteristics
*D
391311
TGE
See ECN
Added receive ready parameter to Table 39
*E
2770967
DPT
09/29/09
Added 48QFN package diagram (Sawn)
Saw Marketing part number in ordering information.
*F
2897889
TGE
03/23/10
Removed inactive parts from Ordering Information.
Updated Packaging Information
*G
3048368
HEMP
en
de
d
fo
rN
ew
D
es
ig
ns
**
*A
N
ot
R
ec
om
m
10/05/2010 Sunset review; no technical updates.
Format updates per template.
Document Number : 38-16008 Rev. *G
Page 35 of 36
[+] Feedback
CYWUSB6935
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at Cypress Locations.
Products
PSoC Solutions
Automotive
Clocks & Buffers
Interface
cypress.com/go/automotive
psoc.cypress.com/solutions
cypress.com/go/clocks
PSoC 1 | PSoC 3 | PSoC 5
cypress.com/go/interface
Lighting & Power Control
cypress.com/go/powerpsoc
cypress.com/go/plc
cypress.com/go/memory
Optical & Image Sensing
ns
Memory
cypress.com/go/image
cypress.com/go/psoc
cypress.com/go/touch
USB Controllers
D
es
Touch Sensing
ig
PSoC
cypress.com/go/USB
ew
cypress.com/go/wireless
N
ot
R
ec
om
m
en
de
d
fo
rN
Wireless/RF
© Cypress Semiconductor Corporation, 2004-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of
any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for
medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as
critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems
application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),
United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,
and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress
integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without
the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not
assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where
a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer
assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Use may be limited by and subject to the applicable Cypress software license agreement.
Document Number : 38-16008 Rev. *G
Revised October 05, 2010
Page 36 of 36
All products and company names mentioned in this document may be the trademarks of their respective holders.
[+] Feedback