M65856SP Digital Echo with Mic-mixing Circuit REJ03F0085-0100Z Rev.1.0 Sep.22.2003 Description The M65856SP is a CMOS IC that has a microphone peripheral circuit and an echo generation circuit for karaoke use, on a single chip. Its Karaoke function makes it ideal for video CDs, mini-compos, CD radio cassette players, VIRs and other similar devices. Features • High-performance digital echo circuit using 16-Kbit RAM • Internal Surround function that allows audio from a monaural audio source to be reproduced in pseudo-stereo, and audio from a stereo audio source to be reproduced as surround audio • A mic amplifier with an ALC makes it possible to handle overload input, and the ALC operating voltage can be externally set to the desired value. • Internal dual-line mic volume, echo volume, and echo feedback volume • Internal stereo mic mixing amplifier • Internal functions for karaoke enjoyment (Vocal Cut, Auto Vocal Support) • Interface pin provided for connection to an external key control IC • The clock has an internal current control-type oscillation circuit, and the generation of unnecessary oscillation can be prevented because the clock does not affect anything external to the unit. • Internal Auto Reset circuit that functions when the power supply is turned on • 5 V single power supply Recommended Operating Conditions • Operating power supply voltage range: Vcc = 4.5 to 5.5 V Rated power supply voltage range: Vcc = 5 V Rev.1.0, Sep.22.2003, page 1 of 18 M65856SP Pin Configuration 1 42 DATA MCLKCONT 2 41 CLOCK VALC 3 40 LATCH MIC1IN 4 39 PS2 ALC1 5 38 PS1 MIC1NFIN 6 37 VCFIL MIC SW 7 36 LOUT MIC1VOLIN 8 35 ROUT MIC2IN 9 34 SOURCEOUT ALC2 10 33 KEYCONIN MIC2NFIN 11 32 RIN MIC2OUT 12 31 LIN MIC2VOLIN 13 30 VOL IN MICOUT 14 29 LPF2OUT LPF1IN1 15 28 LPF2IN2 MIC1OUT LPF1IN2 16 27 LPF2IN1 LPF1OUT 17 26 DAINTOUT ADINTOUT 18 25 DAINTIN ADINTIN 19 24 DACONT ADCONT 20 23 VCC REF 21 22 GND System Block Diagram KEY CONTROL IC M65847FP/SP SOURCE SELECTOR L Lch INPUT (L+R)/2 VOCAL CUT ALC MIC VOL MIC1 MIC2 MIX MIX ECHO ALC MIC VOL Rev.1.0, Sep.22.2003, page 2 of 18 Lch OUTPUT MIX Rch OUTPUT PHASE SHI FTER SURROUND R Rch INPUT MIX FEEDBACK VOL ECHO VOL M65856SP Description of Pin Pin no. Symbol Name I/O Function 1 2 3 MIC SW MCLKCONT VALC Mic switch Oscillator input ALC operating voltage setting I — — L: Mic off H: Mic on Internal clock is controlled by external resistor 4 5 MIC1IN ALC1 Mic 1 input ALC1 control I — 6 MIC1NFIN Mic 1 negative feedback input I 7 8 MIC1OUT MIC1VOLIN Mic 1 output Mic 1 volume input O I 9 10 MIC2IN ALC2 Mic 2 input ALC2 control I — 11 MIC2NFIN Mic 2 negative feedback input I 12 13 MIC2OUT MIC2VOLIN Mic 2 output Mic 2 volume input O I 14 15 16 17 18 19 20 MICOUT LPF1IN1 LPF1IN2 LPF1OUT ADINTOUT ADINTIN ADCONT Mic output Low-pass filter 1 input 1 Low-pass filter 1 input 2 Low-pass filter 1 output A/D integrator output A/D integrator input A/D control O I I O O I — 21 22 23 24 REF GND VCC DACONT Reference power supply output Ground Power supply D/A control — — — I 25 26 27 28 29 30 DAINTIN DAINTOUT LPF2IN1 LPF2IN2 LPF2OUT VOLIN D/A integrator input D/A integrator output Low-pass filter 2 input 1 Low-pass filter 2 input 2 Low-pass filter 2 output Volume input I O I I O I 31 32 LIN RIN Left channel line input Right channel line input I I 33 KEYCONIN Monaural input supporting external key control IC I 34 SOURCEOUT Monaural output supporting external key control IC O Rev.1.0, Sep.22.2003, page 3 of 18 ALC operating voltage is set by applied voltage value Used to connect Mic 1 Used to connect C for setting ALC attack and recovery times Used to set the Mic 1 amplifier gain using external resistor Mic 1 amplifier output C coupling used to reduce noise when volume is switched Used to connect Mic 2 Used to connect C for setting ALC attack and recovery times Used to set the Mic 2 amplifier gain using external resistor Mic 2 amplifier output C coupling used to reduce noise when volume is switched Mixing output of Mic 1 and Mic 2 Pre-filter before A/D conversion for digital echo Configures an integrator for A/D conversion using external C Determines the constant when ADM-type A/D conversion is applied Used to connect C for 1/2 Vcc output and filter Determines the constant when ADM-type D/A conversion is applied Configures an integrator for D/A conversion using external C Post-filter before D/A conversion for digital echo C coupling used to reduce noise when volume is switched Interface pin for connecting external key control IC M65856SP Description of Pin (cont) Pin no. Symbol Name I/O Function 35 36 37 ROUT LOUT VCFIL Right channel line output Left channel line output Vocal Cut filter O O — Mixing output of mic and line systems 38 39 40 41 42 PS1 PS2 LATCH CLOCK DATA Phase shifter 1 Phase shifter 2 Latch Clock Data I I I I I Used to connect a C that configures phase shifter surround C connection for low-pass filter that passes frequency components lower than the vocal band through Serial path latch input Serial path clock input Serial path data input Absolute maximum ratings Symbol Item Rating Unit VCC Vi Pd Topr Tstg Power supply voltage Input voltage Internal power dissipation Ambient operating temperature Storage temperature 6.0 –0.3 to Vcc+0.3 1.1 −20 to +75 −40 to +125 V V W °C °C Recommended Operating Conditions Symbol Parameter VCC VIL VIH Power supply voltage Input voltage (L level) Input voltage (H level) Rev.1.0, Sep.22.2003, page 4 of 18 Measurement conditions Pins 40, 41, 42 Pins 40, 41, 42 Limits Unit Min Typ Max 4.5 0 2.4 5 — — 5.5 0.8 VDD V V V M65856SP Block Diagram 42 41 40 µ -COM I/F 39 38 37 36 35 34 PHASE SHIFTER SURROUND 33 32 31 30 29 28 27 26 L R 24 23 22 VCC GND D/A LPF (L+R) / 2 25 STEREO MIC SW ECHO VOL ECHO F.BVOL 16kbit SRAM MAIN LOGIC MIC VOL MCLK ALC 1 2 3 4 5 1/2 Vcc MIC VOL LPF ALC 6 Rev.1.0, Sep.22.2003, page 5 of 18 7 8 9 10 11 12 13 14 15 16 A/D 17 18 19 20 21 M65856SP Electrical Characteristics (Unless otherwise noted, Vcc = 5 V, f = 1 kHz, Vi = 100 mVrms, Ta = 25°C) Symbol Item Measurement conditions Limits Unit Min. Typ. Max. When there is no signal — 40 88 mA Vo = –17 dBV Vo = –17 dBV, other than ALC operation 44 — 47 0.5 50 1.5 dB % Total Icc Mic amplifier Gvo THD1 Current drawn by the circuit Amplifier bare gain Output distortion THD2 Output distortion Vi = –37 dBV, when using ALC operation — 3.0 6.0 % VoALC ALC operating voltage measurement Measured value = –10 to +30dBV –3 0 +3 dB TAL CAT TAL CRE VoMAX No Zi ALC attack time ALC recovery time Maximum output voltage Output noise voltage Input impedance C = 4.7 µF C = 4.7 µF THD = 10% Rg = 620 Ω, JIS-A 25 1.0 1.3 — 6 40 1.5 1.4 –68 10 55 2.0 — –57 16 msec sec Vrms dBV kΩ Gv ATTmax THD ViMAX No Gv ATTmax THD VoMAX No Gv Gain between input/output Maximum attenuation Output distortion Maximum input voltage Output noise voltage Gain between input/output Maximum attenuation Output distortion Maximum output voltage Output noise voltage Gain between input/output At maximum volume At minimum volume At maximum volume THD = 10% JIS-A Volume 0 dB At minimum volume At maximum volume THD = 10% JIS-A –3 — — 1.4 — –3 — — 1.1 — –3 0 –72 0.15 1.7 –96 0 –72 0.15 1.4 –96 0 +3 –67 0.30 — –90 +3 –67 0.30 — –90 +3 dB dBV % Vrms dBV dB dBV % Vrms dBV dB VoMAX Maximum output voltage THD = 10% 1.1 1.4 — Vrms Td Delay time Sets delay time using microcomputer 88.4 104.0 119.6 msec 117.9 138.7 159.5 msec 132.6 156.0 179.4 msec Mic volume Echo volume Digital echo THD No Output distortion Output noise voltage Rev.1.0, Sep.22.2003, page 6 of 18 176.9 208.1 239.3 msec Td = 104.0 mS, 30 kHzLPF — 1.0 2.0 % Td = 138.7 mS, 30 kHzLPF — 1.5 3.0 % Td = 156.0 mS, 30 kHzLPF — 1.5 3.0 % Td = 208.1 mS, 30 kHzLPF — 2.0 4.0 % Vi = 0mVrms, JIS-A Td = 104.0 mS, Rg = 620 Ω — –87 –72 dBV Vi = 0mVrms, JIS-A Td = 138.7 mS, Rg = 620 Ω — –85 –70 dBV Vi = 0mVrms, JIS-A Td = 156.0 mS, Rg = 620 Ω — –85 –70 dBV Vi = 0mVrms, JIS-A Td = 208.1 mS, Rg = 620 Ω — –82 –67 dBV M65856SP Electrical Characteristics (cont) Symbol Line Item Gv Measurement conditions Gain between input/output Limits Unit Min. Typ. Max. –3 0 +3 dB THD Output distortion 30 kHzLPF — 0.02 0.04 % VoMAX Maximum output voltage THD = 10% 1.1 1.7 — Vrms No Output noise voltage JIS-A, MIC SW OFF — –95 –90 dBV CS Channel separation JIS-A — –70 –50 dB 10 20 30 kΩ Vocal Cut 14 18 — dB Zi Input impedance Grej Vocal elimination ratio Rev.1.0, Sep.22.2003, page 7 of 18 M65856SP Serial Data Format This product is controlled by the serial data in the format indicated below. DATA (Pin 42) is read on the rising edge of CLOCK (Pin 41), and the 16 bits of data, which are filled in starting from the right, are loaded on the rising edge of LATCH (Pin 40). 40 LATCH 41 CLOCK 42 DATA D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 time Data D0 D1 D2 Function Control contents Data Digital echo Used to set the delay time in 4 stages, from 104.0 ms to 208.1 ms DO D3 D4 DO = “L” D5 Source selector D6 Voice multiplex software support Used to set 5 types of multiplex modes: Lch Monaural, Rch Monaural, (L + R) / 2, Vocal Cut, and Stereo D1 D2 D4 DO = “H” D5 D7 D9 Auto vocal support If there is no mic input, this automatically outputs the reference vocal D9 D10 Key control passthrough Enables / disables external key control D10 D11 Mic switch Sets MIC OUT SW to ON or OFF D11 D12, D13 In Test mode and Normal mode, D12 = “L” and D13 = “L” D12 D14 Data is read when D14 = “L” and D15 = “H”; otherwise canceled D13 D15 Address Rev.1.0, Sep.22.2003, page 8 of 18 Used to set the volume in 8 stages, between +3 dB to –15 dB and – ∞ Feedback volume Used to set the volume in 5 stages, between -2 dB to – 7 dB and – ∞ Mic 1 volume Used to set the volume in 8 stages, between 0 dB to – 18 dB and – ∞ Mic 2 volume Used to set the volume in 8 stages, between 0 dB to – 18 dB and – ∞ Address Data is read when D14 = “L” and D15 = “H”; otherwise canceled D6 Surround using phase shifter; effects can be varied by adjusting external resistor D8 Control contents D3 Phase shifter surround D7 Function Echo volume D8 D14 D15 M65856SP (Usage Precautions) 1. If the power supply is turned on when DATA (Pin 42), CLOCK (Pin 41), and LATCH (Pin 40) are all “H”, the mode switches to the Test mode. Please be aware that the settings in this mode are different from those in the mode following an auto reset. 2. After the serial data has been input in the Test mode, the mode is canceled on the rising edge of LATCH (Pin 40), and returns to the normal (Standard) mode. Test mode 40 LATCH "H" 41 CLOCK "H" 42 DATA "H" D0 D1 D2 D3 D5 D4 D6 Normal mode D7 D8 D9 D10 D11 D12 D13 D14 D15 time Function Settings Delay time settings Source selector Data D0 L Delay time D3 D2 D1 L L — Data D0 104.0 ms L H — 138.7 ms H L — 156.0 ms L Source selector D6 D5 D4 L L L Lch, Monaural L L H Rch, Monaural L H — (L + R) / 2 H H L 208.1 ms H L — Vocal Cut H H H Delay OFF H H — Stereo Phase shifter surround settings Delay time D0 L Auto vocal support switch Phase shifter surround Data D8 D7 Surround switch Effect D0 D9 Auto vocal support switch L L OFF - L L OFF L H H ON Effect (small) ON H L Effect (medium) H H Effect (large) Rev.1.0, Sep.22.2003, page 9 of 18 M65856SP Input selector switch Data Mic mixing switch Setting D0 D10 L L H Data External key control supported (Note) External key control not supported (pass-through) MIC SW Setting D0 D11 L L OFF Mic mixing OFF H ON Mic mixing ON Note: Only monaural signals are supported as output signals to external key control (Pin 34: SOURCEOUT), so when external key control is supported, the D4 to D6 source selectors should be set to a setting other than “Stereo”. (If set to “Stereo”, external key control will not be supported.) Volume Settings Echo volume settings Data D0 H Echo feedback volume settings Setting (dB) D3 D2 D1 L L L L L H 0 L H L –3 L H H H L L H H L H H L –12 –15 H H H –∞ Data D0 +3 Setting (dB) D6 D5 D4 L L L L L H –3 L H L –5 –6 L H H –7 –9 H L L –∞ H Mic volume settings Address settings Data D0 H –2 Data Setting (dB) Address D9 D8 D7 MIC1 volume D12 D11 D10 MIC2 volume L L L 0 L H L L H –3 H L Data Read L H L –6 H H Data Cancel L H H H H H L L H H H L H L H –9 –12 –15 –18 –∞ Rev.1.0, Sep.22.2003, page 10 of 18 D0 D15 D14 L, H L L Data Cancel M65856SP Explanation of Functions (1) Auto reset When the power supply is turned on, a reset is carried out automatically, and after approximately 120 ms (Vcc = 5 V, REF pin C = 47 µF), the function settings are set as described below. • • • • • • • • • Delay time setting: 104.0 ms Source selector: Stereo Phase shifter surround setting: OFF Auto vocal support switch: OFF Key control pass-through: External key control supported Mic mixing switch: OFF Echo volume: –∞ Feedback volume: – ∞ Mic volume setting: –9 dB *1. Reset time The reset time is determined by the values of the resistor in the IC and the capacitor C attached to the REF pin. It can be determined using the following equation. Reset time (msec) = 2.5 x C (µF) Example) When C = 47 µF Reset time = 2.5 x 47 = 117.5 (msec) This results in a reset time of approximately 120 msec (2) Auto mute function When the power supply is turned on or when the delay time setting is switched, the auto mute function is activated in order to suppress the shock noise of the digital delay. • When the power supply is turned on Reset time Mute time (400msec) • When the delay time setting is switched Delay signal prior to switch Delay signal after switch Mute time (400msec) Rev.1.0, Sep.22.2003, page 11 of 18 M65856SP (3) Clock oscillation circuit This IC incorporates a current control-type oscillation circuit. The oscillation circuit can be configured simply by connecting a resistor for current control to Pin 2 (MCLKCONT). Moreover, the clock is completely internal, so the generation of unnecessary oscillation can be prevented because the clock does not affect anything external to the circuit. The oscillation frequency is fck = 2 MHz (Rc = 47 kΩ) Rc DC current Oscillation circuit 2 Clock frequency: fck (4) Mic amplifier The gain Gv and low-pass cutoff frequency fcl of the mic amplifier are expressed as follows: Gv=20log • R1+1.5K+334K R1+1.5K fcl= 1 2π • (R1+1.5K) • C1 Gv (max) = 47 dB, fcl = 48.2 Hz R1 = 0 Ω, C1 = 2.2 µF As one example of the various constants, v = 37 dB and fcl = 15.1 Hz, then R1 = 3.3 KΩ and C1 = 2.2 µF. REF 10kΩ (typ) 1µF 4 MIC 10kΩ 334kΩ 1.5kΩ 6 7 R1 C1 Rev.1.0, Sep.22.2003, page 12 of 18 M65856SP (5) ALC level diagram Vo(dBV) ALC operating voltage setting range 10 +3 0 - 10 - 20 Mic amplifier gain 47 dB set value - 30 - 70 - 60 - 50 - 40 - 30 - 20 - 10 Vi(dBV) (6) ALC operating voltage setting The ALC operating voltage may be set to any desired value within a range of -10 dBV to +3 dBV, depending on the value of the direct current voltage applied to Pin 3 (ALC operating voltage setting). 2.5V( 1 Vcc ) 2 Internal direct current bias Peak voltage Vpo of wave height on one side VALC: Voltage applied to Pin [3] OV 1 VALC= 2 Vcc- Vpo Example showing the ALC operating voltage set to -5 dB (when Vcc = 5 V) -5 dBV = 0.56 Vrms = 1.59 Vp-p = 0.8 Vp-o VALC = 2.5 - 0.8 = 1.7 V Because of the high input impedance of Pins 5 and 10, which exceeds 1 MΩ, the ALC reference voltage can be applied by splitting the resistance. Vcc 51k 3 R 0.01µ at Vcc = 5 V: ALC operating voltage (dBV) Voltage VALC (V) applied to Pins 5 and 10 Resistance R (Ω) +3 0 –2 –4 –6 –8 –10 0.50 1.09 1.38 1.61 1.79 1.94 2.05 5.6 k 15 k 20 k 24 k 27 k 33 k 36 k Rev.1.0, Sep.22.2003, page 13 of 18 M65856SP (7) Digital echo input/output low-pass filter The digital echo input/output low-pass filter is configured as shown below. C2:1000pF 2.2µ C1:4700pF 15 14 16 17 24kΩ 24kΩ 24kΩ Input Output The precision of the resistance in the IC is approximately ±30%. The cutoff frequency (fc) is as follows: fc= 1 2π × 24kΩ × √C1 X C2 = 1 2π × 24kΩ × √4700pF × 1000pF ≅ 3.1KHz The quality factor (Q) is as follows: Q= 1 3 √ C2C1 ≅ 0.72 (8) Auto Vocal Support When the Karaoke function is used, and when the Audio Signal Source selector is set to “Lch Monaural” (to eliminate the vocal component when multiplex voice software is being used) or “Vocal Cut” (to eliminate the vocal component of ordinary music software), with no voice being input from the microphone, the Auto Vocal Support function is used to output the vocal component of the audio source to provide vocal support. Presence of mic input signal Source selector setting Yes No Lch Monaural (L+R) / 2 Rev.1.0, Sep.22.2003, page 14 of 18 Vocal Cut (L+R) / 2 Stereo Rch Monaural (L + R) / 2 Same as when there is mic input M65856SP Timing at which the presence/absence of a mic input signal is detected Reference level (REF + 125 mV) Mic volume input signal Level detection Release time 1.5 s Judgment as to whether there is a mic input signal Attack time 40 ms On OFF On (9) Vocal Cut This eliminates the vocal component from ordinary music sources (stereo). Normally, the vocal component occupies a center fixed position, and is input to the L and R channels at the same phases and same amplitude. Consequently, Lch – Rch can be used to cut the vocal component. In this case, however, the low-pass region of music with no sense of a fixed position is also eliminated, so a low-pass filter has to be used to pass the low-pass component through to augment what is missing acoustically. Lch INPUT Vocal Cut block OUTPUT Rch INPUT 37 fvc= 1 2 π CR C 0.15µ =53.0Hz The low-pass filter is configured of an internal resistor R (20 kΩ) and an external capacitor C. If C = 0.15 µF, the cutoff frequency will be 53 Hz. Rev.1.0, Sep.22.2003, page 15 of 18 M65856SP (10) Phase shifter block Lch INPUT Phase shifter surround circuit Lch OUTPUT 38 C (external) = 0.022 µF 39 Rch INPUT Source selector L R (L+R) / 2 Vocal Cut Stereo Rev.1.0, Sep.22.2003, page 16 of 18 Rch OUTPUT Surround Pseudo-stereo Stereo surround M65856SP Application Example KEY CONTROL M65847FP/SP Vcc 0.1µ 100µ 0.0047µ 0.022µ 42 41 40 39 0.15µ 38 1µ 37 1µ 36 35 1µ 1µ 34 PHASE SHIFTER SURROUND µ-COM I/F K NP 33 32 31 2.2µ 30 0.001µ 29 28 26 27 L R 0.1µ 25 24 23 22 VCC GND D/A LPF (L+R) / 2 K 0.068µ STEREO MIC SW ECHO VOL ECHO F.BVOL 16kbit SRAM MAIN LOGIC MIC VOL MCLK ALC 1 2 3 4 5 1/2Vcc MIC VOL LPF ALC 6 7 8 10 9 11 12 13 14 15 16 A/D 17 18 19 56k 47µ MIC SW 2.2µ 4.7µ 4.7µ 2.2µ Vcc 1.0µ 2.2µ 1.0µ NP 1.0µ NP 1.0µ 0.001µ 0.068µ K 0.0047µ NP 0.1µ K Vcc 10k 51k 20 MIC1IN 10k MIC2IN 0.01µ 22k Note: Where capacitors are marked with a “K”, K-rank capacitors should be used. Where capacitors are marked with “NP”, capacitors with no polarity should be used. Rev.1.0, Sep.22.2003, page 17 of 18 Unit R: Ω C: F 21 e SEATING PLANE D b1 b 21 Lead Material Alloy 42/Cu Alloy 1 Weight(g) 4.1 22 JEDEC Code — MMP 42 EIAJ Package Code SDIP42-P-600-1.78 A L b2 E A2 Rev.1.0, Sep.22.2003, page 18 of 18 A1 A A1 A2 b b1 b2 c D E e e1 L Symbol Plastic 42pin 600mil SDIP c Dimension in Millimeters Min Nom Max — — 5.5 0.51 — — — 3.8 — 0.35 0.45 0.55 0.9 1.0 1.3 0.63 0.73 1.03 0.22 0.27 0.34 36.5 36.7 36.9 12.85 13.0 13.15 — 1.778 — — 15.24 — 3.0 — — 0˚ — 15˚ e1 42P4B M65856SP Package Dimensions Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. http://www.renesas.com RENESAS SALES OFFICES Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501 Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900 Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11 Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836 Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952 Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 © 2003. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon 1.0