AFBR-53D5Z Family 850 nm VCSEL, 1 x 9 Fibre Optic Transceivers for Gigabit Ethernet Data Sheet Description The AFBR-53D5Z transceiver from Avago Technologies allows the system designer to implement a range of solutions for multimode Gigabit Ethernet applications. The overall Avago Technologies transceiver product consists of three sections: the transmitter and receiver optical subassemblies, an electrical subassembly, and the package housing which incorporates a duplex SC connector receptacle. Transmitter Section The transmitter section of the AFBR-53D5Z consists of an 850 nm Vertical Cavity Surface Emitting Laser (VCSEL) in an optical subassembly (OSA), which mates to the fiber cable. Receiver Section The receiver of the AFBR-53D5Z includes a silicon PIN photodiode mounted together with a custom, silicon bipolar transimpedance preamplifier IC in an OSA. This OSA is mated to a custom silicon bipolar circuit that provides post-amplification and quantization. The post-amplifier also includes a Signal Detect circuit which provides a PECL logic-high output upon detection of a usable input optical signal level. This singleended PECL output is designed to drive a standard PECL input through a 50 Ω PECL load. Features Compliant with Specifications for IEEE- 802.3z Gigabit Ethernet Industry Standard Mezzanine Height 1 x 9 Package Style with Integral Duplex SC Connector AFBR-53D5Z Performance: 220 m with 62.5/125 m MMF IEC 60825-1 Class 1/CDRH Class I Laser Eye Safe Single +5 V Power Supply Operation with PECL Logic Interfaces Wave Solder and Aqueous Wash Process Compatible RoHS compliance Applications Switch to Switch Interface Switched Backbone Applications High Speed Interface for File Servers High Performance Desktops Related Products Physical Layer ICs Available for Optical or Copper Interface (HDMP-1636A/1646A) Versions of this Transceiver Module Also Available for Fibre Channel (AFBR-53D3Z) Gigabit Interface Converters (GBIC) for Gigabit Ethernet (CX, SX,) Package and Handling Instructions Regulatory Compliance Flammability (See the Regulatory Compliance Table for transceiver performance) The AFBR-53D5Z transceiver housing is made of high strength, heat resistant, chemically resistant, and UL 94V-0 flame retardant plastic. Recommended Solder and Wash Process The AFBR-53D5Z is compatible with industry standard wave or hand solder processes. Process plug This transceiver is supplied with a process plug (HFBR5000) for protection of the optical ports within the duplex SC connector receptacle. This process plug prevents contamination during wave solder and aqueous rinse as well as during handling, shipping and storage. It is made of a hightemperature, molded sealing material that can withstand 80°C and a rinse pressure of 110 lbs per square inch. The overall equipment design will determine the certification level. The transceiver performance is offered as a figure of merit to assist the designer in considering their use in equipment designs. Electrostatic Discharge (ESD) There are two design cases in which immunity to ESD damage is important. The first case is during handling of the transceiver prior to mounting it on the circuit board. It is important to use normal ESD handling precautions for ESD sensitive devices. These precautions include using grounded wrist straps, work benches, and floor mats in ESD controlled areas. The transceiver performance has been shown to provide adequate performance in typical industry production environments. Recommended Cleaning/Degreasing Chemicals The second case to consider is static discharges to the exterior of the equipment chassis containing the transceiver parts. To the extent that the duplex SC connector receptacle is exposed to the outside of the equipment chassis it may be subject to whatever system-level ESD test criteria that the equipment is intended to meet. The transceiver performance is more robust than typical industry equipment requirements of today. Alcohols: methyl, isopropyl, isobutyl. Electromagnetic Interference (EMI) Aliphatics: hexane, heptane Other: soap solution, naphtha. Most equipment designs utilizing these high-speed transceivers from Avago Technologies will be required to meet the requirements of FCC in the United States, CENELEC EN55022 (CISPR 22) in Europe and VCCI in Japan. Refer to EMI section (page 5) for more details. Recommended Solder fluxes used with the AFBR-53D5Z should be water-soluble, organic fluxes. Recommended solder fluxes include Lonco 3355-11 from London Chemical West, Inc. of Burbank, CA, and 100 Flux from Alpha-Metals of Jersey City, NJ. Do not use partially halogenated hydrocarbons such as 1,1.1 trichloroethane, ketones such as MEK, acetone, chloroform, ethyl acetate, methylene dichloride, phenol, methylene chloride, or N-methylpyrolldone. Also, HP does not recommend the use of cleaners that use halogenated hydrocarbons because of their potential environmental harm. 2 Immunity Equipment utilizing these transceivers will be subject to radio-frequency electromagnetic fields in some environments. These transceivers have good immunity to such fields due to their shielded design. Eye Safety CAUTION: These laser-based transceivers are classified as AEL Class I (U.S. 21 CFR(J) and AEL Class 1 per EN 60825-1 (+A11). They are eye safe when used within the data sheet limits per CDRH. They are also eye safe under normal operating conditions and under all reasonably forseeable single fault conditions per EN60825-1. Avago Technologies has tested the transceiver design for compliance with the requirements listed below under normal operating conditions and under single fault conditions where applicable. TUV Rheinland has granted certi-fication to these transceivers for laser eye safety and use in EN 60950 and EN 60825-2 applications. Their performance enables the transceivers to be used without concern for eye safety up to 7 volts transmitter VCC. There are no user serviceable parts nor any maintenance required for the AFBR-53D5Z. All adjustments are made at the factory before shipment to our customers. Tampering with or modifying the performance of the AFBR-53D5Z will result in voided product warranty. It may also result in improper operation of the AFBR53D5Z circuitry, and possible overstress of the laser source. Device degradation or product failure may result. Connection of the AFBR-53D5Z to a nonapproved optical source, operating above the recommended absolute maximum conditions or operating the AFBR-53D5Z in a manner inconsistent with its design and function may result in hazardous radiation exposure and may be considered an act of modifying or manufacturing a laser product. The person(s) performing such an act is required by law to recertify and reidentify the laser product under the provisions of U.S. 21 CFR (Subchapter J). Regulatory Compliance Feature Test Method Performance Electrostatic Discharge (ESD) to the Electrical Pins MIL-STD-883C Method 3015.4 Class 1 (>2000V). Electrostatic Discharge (ESD) to the Duplex SC Receptacle Variation of IEC 801-2 Typically withstand at least 15 kV without damage when the duplex SC connector receptacle is contacted by a Human Body Model probe. Electromagnetic Interference (EMI) FCC Class B CENELEC EN55022 Class B (CISPR 22A) VCCI Class I Margins are dependent on customer board and chassis designs. Immunity Variation of IEC 61000-4-3 Typically show no measurable effect from a 10 V/m field swept from 27 to 1000 MHz applied to the transceiver without a chassis enclosure. Laser Eye Safety and Equipment Type Testing US 21 CFR, Subchapter J per Paragraphs 1002.10 and 1002.12 AEL Class I, FDA/CDRH AFBR-53D5Z Accenssion #9720151-53 EN60950-2000 EN60825-1:1994+A1:2002+A2:2001 EN60825-2:2000 AEL Class 1, TUV Rheinland of North America AFBR-53D5Z Certificate #09771047.028 Protection Class III Underwriters Laboratories and Canadian Standards Association Joint Component Recognition for Information Technology Equipment Including Electrical Business Equipment. UL File E173874 Component Recognition 3 APPLICATION SUPPORT Optical Power Budget and Link Penalties The worst-case Optical Power Budget (OPB) in dB for a fiberoptic link is determined by the difference between the minimum transmitter output optical power (dBm avg) and the lowest receiver sensitivity (dBm avg). This OPB provides the necessary optical signal range to establish a working fiber-optic link. The OPB is allocated for the fiber-optic cable length and the corresponding link penalties. For proper link performance, all penalties that affect the link performance must be accounted for within the link optical power budget. The Gigabit Ethernet IEEE 802.3z standard identifies, and has modeled, the contributions of these OPB penalties to establish the link length requirements for 62.5/125 m and 50/125 m multimode fiber usage. Refer to the IEEE 802.3z standard and its supplemental documents that develop the model, empirical results and final specifications. Data Line Interconnections Avago Technologies’ AFBR-53D5Z fiber-optic transceiver is designed to directly couple to +5 V PECL signals. The transmitter inputs are internally dc-coupled to the laser driver circuit from the transmitter input pins (pins 7, 8). There is no internal, capacitively-coupled 50 Ohm termination resistance within the transmitter input section. The transmitter driver circuit for the laser light source is a dc-coupled circuit. This circuit regulates the output optical power. The regulated light output will maintain a constant output optical power provided the data pattern is reasonably balanced in duty factor. If the data duty factor has long, continuous state times (low or high data duty factor), then the output optical power will gradually change its average output optical power level to its pre-set value. As for the receiver section, it is internally ac-coupled between the pre-amplifier and the postamplifier stages. The actual Data and Data-bar outputs of the postamplifier are dc-coupled to their respective output pins (pins 2, 3). Signal Detect 4 is a single-ended, +5 V PECL output signal that is dccoupled to pin 4 of the module. Signal Detect should not be ac-coupled externally to the follow-on circuits because of its infrequent state changes. Caution should be taken to account for the proper interconnection between the supporting Physical Layer integrated circuits and this AFBR-53D5Z transceiver. Figure 3 illustrates a recommended interface circuit for interconnecting to a +5 Vdc PECL fiber-optic transceiver. Some fiber-optic transceiver suppliers’ modules include internal capacitors, with or without 50 Ohm termination, to couple their Data and Data-bar lines to the I/O pins of their module. When designing to use these type of transceivers along with Avago Technologies’ transceivers, it is important that the interface circuit can accommodate either internal or external capacitive coupling with 50 Ohm termination components for proper operation of both transceiver designs. The internal dccoupled design of the AFBR-53D5Z I/O connections was done to provide the designer with the most flexibility for interfacing to various types of circuits. Eye Safety Circuit For an optical transmitter device to be eye-safe in the event of a single fault failure, the transmitter must either maintain normal, eye-safe operation or be disabled. In the AFBR-53D5Z there are three key elements to the laser driver safety circuitry: a monitor diode, a window detector circuit, and direct control of the laser bias. The window detection circuit monitors the average optical power using the monitor diode. If a fault occurs such that the transmitter DC regulation circuit cannot maintain the preset bias conditions for the laser emitter within ± 20%, the transmitter will automatically be disabled. Once this has occurred, only an electrical power reset will allow an attempted turn-on of the transmitter. Signal Detect The Signal Detect circuit provides a deasserted output signal that implies the link is open or the transmitter is OFF as defined by the Gigabit Ethernet specification IEEE 802.3z, Table 38.1. The Signal Detect threshold is set to transition from a high to low state between the minimum receiver input optional power and –30 dBm avg. input optical power indicating a definite optical fault (e.g. unplugged connector for the receiver or transmitter, broken fiber, or failed far-end transmitter or data source). A Signal Detect indicating a working link is functional when receiving encoded 8B/10B characters. The Signal Detect does not detect receiver data error or error-rate. Data errors are determined by Signal processing following the transceiver. terminate EM fields to the chassis to prevent their emissions outside the enclosure. This metal shield contacts the panel or enclosure on the inside of the aperture on all but the bottom side of the shield and provides a good RF connection to the panel. This option can accommodate various panel or enclosure thickness, i.e., .04 in. min. to 0.10 in. max. The reference plane for this panel thickness variation is from the front surface of the panel or enclosure. The recommended length for protruding the AFBR-53D5EZ transceiver beyond the front surface of the panel or enclosure is 0.25 in. With this option, there is flexibility of positioning the module to fit the specific need of the enclosure design. (See Figure 6 for the mechanical drawing dimensions of this shield.) Electromagnetic Interference (EMI) The third configuration, option F, is for applications that are designed to have a flush mounting of the module with respect to the front of the panel or enclosure. The flush-mount design accommodates a large variety of panel thickness, i.e., 0.04 in. min. to 0.10 in. max. Note the reference plane for the flush-mount design is the interior side of the panel or enclosure. The recommended distance from the centerline of the transceiver front solder posts to the inside wall of the panel is 0.55 in. This option contacts the inside panel or enclosure wall on all four sides of this metal shield. See Figure 8 for the mechanical drawing dimensions of this shield. One of a circuit board designer’s foremost concerns is the control of electromagnetic emissions from electronic equipment. Success in controlling generated Electromagnetic Interference (EMI) enables the designer to pass a governmental agency’s EMI regulatory standard; and more importantly, it reduces the possibility of interference to neighboring equipment. There are three options available for the AFBR-53D5Z with regard to EMI shielding which provide the designer with a means to achieve good EMI performance. The EMI performance of an enclosure using these transceivers is dependent on the chassis design. Avago Technologies encourages using standard RF suppression practices and avoiding poorly EMI-sealed enclosures. The first configuration is a standard AFBR-53D5Z fiberoptic transceiver that has no external EMI shield. This unit is for applications where EMI is either not an issue for the designer, or the unit resides completely inside a shielded enclosure, or the module is used in low density, extremely quiet applications. The second configuration, option E, is for EMI shielding applications where the position of the transceiver module will extend outside the equipment enclosure. The external metal shield of the transceiver helps locally to 5 The two designs are comparable in their shielding effectiveness. Both design options connect only to the equipment chassis and not to the signal or logic ground of the circuit board within the equipment closure. The front panel aperture dimensions are recommended in Figures 7 and 9. When layout of the printed circuit board is done to incorporate these metal-shielded transceivers, keep the area on the printed circuit board directly under the metal shield free of any components and circuit board traces. For additional EMI performance advantage, use duplex SC fiber-optic connectors that have low metal content inside them. This lowers the ability of the metal fiber-optic connectors to couple EMI out through the aperture of the panel or enclosure. Evaluation Kit To help you in your preliminary transceiver evaluation, Avago Technologies offers a 1250 MBd Gigabit Ethernet evaluation board (Part # HFBR-0535). This board allows testing of the fiber-optic VCSEL transceiver. It includes the AFBR-53D5Z transceiver, test board, and application instructions. In addition, a complementary evaluation board is available for the HDMP-1636A 1250 MBd Gigabit Ethernet serializer/ deserializer (SERDES) IC. (Part # HDMP-163k) Please contact your local Field Sales representative for ordering details. Absolute Maximum Ratings Parameter Symbol Min. Storage Temperature TS Supply Voltage Typ. Max. Unit -40 100 °C VCC -0.5 7.0 V Data Input Voltage VI -0.5 VCC V Transmitter Differential Input Village VD 1.6 V Output Current ID 50 mA Relative Humidity RH 5 95 % Parameter Symbol Min. Max. Unit Ambient Operating Temperature TA 0 70 °C Case Temperature TC 90 °C Supply Voltage VCC 5.25 V Power Supply Rejection PSR Transmitter Data Input Voltage - Low VIL-VCC -1.810 Transmitter Data Input Voltage - High VIH-VCC Transmitter Differential Input Voltage Reference 1 2 Recommended Operating Conditions Typ. 4.75 50 Reference 3 mVP-P 4 -1.475 V 5 -1.165 -0.880 V 5 VD 0.3 1.6 V Data Output Load RDL 50 W 6 Signal Detect Output Load RSDL 50 W 6 Process Compatibility Parameter Symbol Hand Lead Soldering Temperature /Time Wave Soldering and Aqueous Wash Min. Typ. Max. Unit TSOLD/ tSOLD 260/10 °C/sec. TSOLD/ tSOLD 260/10 °C/sec. Reference 7 Notes: 1. The transceiver is class 1 eye-safe up to VCC = 7 V. 2. This is the maximum voltage that can be applied across the Differential Transmitter Data Inputs without damaging the input circuit. 3. Case temperature measurement referenced to the center-top of the internal metal transmitter shield. 4. Tested with a 50 mVP–P sinusoidal signal in the frequency range from 500 Hz to 1500 kHz on the VCC supply with the recommended power supply filter in place. Typically less than a 0.25 dB change in sensitivity is experienced. 5. Compatible with 10 K, 10 KH, and 100 K ECL and PECL input signals. 6. The outputs are terminated to VCC –2 V. 7. Aqueous wash pressure < 110 psi. 6 Transmitter Electrical Characteristics (TA = 0°C to +70°C, VCC = 4.75 V to 5.25 V) Parameter Symbol Supply Current Min. Typ. Max. Unit ICCT 85 120 mA Power Dissipation PDIST 0.45 0.63 W Data Input Current - Low IIL Data Input Current - High IIH 16 350 mA Laser Reset Voltage VCCT-reset 2.7 2.5 V 1 Typ. Max. Unit Reference -350 0 Reference mA Receiver Electrical Characteristics (TA = 0°C to +70°C, VCC = 4.75 V to 5.25 V) Parameter Symbol Min. Supply Current ICCR 105 130 mA Power Dissipation PDISR 0.53 0.63 W 2 Data Output Voltage - Low VOL - VCC -1.950 -1.620 V 3 Data Output Voltage - High VOH - VCC -1.045 -0.740 V 3 Data Output Rise Time tT 0.40 ns 4 Data Output Fall Time tf 0.40 ns 4 Signal Detect Output Voltage - Low VOL - VCC -1.950 -1.620 V 3 Signal Detect Output Voltage - High VOH - VCC -1.045 -0.740 V 3 Notes: 1. The Laser Reset Voltage is the voltage level below which the VCCT voltage must be lowered to cause the laser driver circuit to reset from an electrical/optical shutdown condition to a proper electrical/optical operating condition. The maximum value corresponds to the worst-case highest VCC voltage necessary to cause a reset condition to occur. The laser safety shutdown circuit will operate properly with transmitter VCC levels of 3.5 Vdc ≤ VCC ≤ 7.0 Vdc. 2. Power dissipation value is the power dissipated in the receiver itself. It is calculated as the sum of the products of VCC and ICC minus the sum of the products of the output voltages and currents. 3. These outputs are compatible with 10 K, 10 KH, and 100 K ECL and PECL inputs. 4. These are 20-80% values. 7 Transmitter Optical Characteristics (TA = 0°C to +70°C, VCC = 4.75 V to 5.25 V) Parameter Symbol Min. Output Optical Power 50/125 mm, NA = 0.20 Fiber POUT Output Optical Power 62.5/125 mm, NA = 0.275 Fiber POUT Optical Extinction Ratio Typ. Max. Unit Reference -9.5 -4 dBm avg. 1 -9.5 -4 dBm avg. 1 dB 2 9 Center Wavelength lC Spectral Width - rms Optical Rise / Fall Time 830 850 860 nm s 0.85 nm rms tT/tf 0.26 ns -117 dB/Hz RIN12 Coupled Power Ratio CPR 9 Total Transmitter Jitter Added at TP2 227 3, 4, Fig. 1 dB 5 ps 6 Receiver Optical Characteristics (TA = 0°C to +70°C, VCC = 4.75 V to 5.25 V) Parameter Symbol Min. Input Optical Power PIM -17 Stressed Receiver Sensitivity 62.5 m 50 m Stressed Receiver Eye Opening at TP4 Max. Unit Reference 0 dBm avg. 7 - 12.5 - 13.5 dBm avg. dBm avg. 8 8 ps 6, 9 1500 MHz 10 860 nm 201 Receiver Electrical 3dB Upper Cutoff Frequency Operating Center Wavelength Typ. C Return Loss 770 12 dB Signal Detect - Asserted PA -18 Signal Detect - Deasserted PD -30 dBm avg. Signal Detect - Hysteresis PA - PD 15 db 11 dBm avg. Notes: 1. The maximum Optical Output Power complies with the IEEE 802.3z specification, and is class 1 laser eye safe. 2. Optical Extinction Ratio is defined as the ratio of the average output optical power of the transmitter in the high (“1”) state to the low (“0”) state. The transmitter is driven with a Gigabit Ethernet 1250 MBd 8B/10B encoded serial data pattern. This Optical Extinction Ratio is expressed in decibels (dB) by the relationship 10log(Phigh avg/Plow avg). 3. These are unfiltered 20-80% values. 4. Laser transmitter pulse response characteristics are specified by an eye diagram (Figure 1). The characteristics include rise time, fall time, pulse overshoot, pulse undershoot, and ringing, all of which are controlled to prevent excessive degradation of the receiver sensitivity. These parameters are specified by the referenced Gigabit Ethernet eye diagram using the required filter. The output optical waveform complies with the requirements of the eye mask discussed in section 38.6.5 and Fig. 38-2 of IEEE 802.3z. 5. CPR is measured in accordance with EIA/TIA-526-14A as referenced in 802.3z, section 38.6.10. 6. TP refers to the compliance point specified in 802.3z, section 38.2.1. 7. The receive sensitivity is measured using a worst case extinction ratio penalty while sampling at the center of the eye. 8. The stressed receiver sensitivity is measured using the conformance test signal defined in 802.3z, section 38.6.11. The conformance test signal is conditioned by applying deterministic jitter and intersymbol interference. 9. The stressed receiver jitter is measured using the conformance test signal defined in 802.3z, section 38.6.11 and set to an average optical power 0.5 dB greater than the specified stressed receiver sensitivity. 10. The 3 dB electrical bandwidth of the receiver is measured using the technique outlined in 802.3z, section 38.6.12. 11. Return loss is defined as the minimum attenuation (dB) of received optical power for energy reflected back into the optical fiber. 8 Table 1. Pinout Table Pin Symbol Mounting Pins Functional Description The mounting pins are provided for transceiver mechanical attachment to the circuit board. They are embedded in the nonconductive plastic housing and are not connected to the transceiver internal circuit. They should be soldered into plated-through holes on the printed circuit board. 1 VEER Receiver Signal Ground Directly connect this pin to receiver signal ground plane. (For AFBR-53D5Z, VEER = VEET ) 2 RD+ Receiver Data Out RD+ is an open-emitter output circuit. Terminate this high-speed differential PECL output with standard PECL techniques at the follow-on device input pin. 3 RD- Receiver Data Out Bar RD- is an open-emitter output circuit. Terminate this high-speed differential PECL output with standard PECL techniques at the follow-on device input pin. 4 SD Signal Detect Normal optical input levels to the receiver result in a logic “1” output, VOH, asserted. Low input optical levels to the receiver result in a fault condition indicated by a logic “0” output VOH , deasserted. Signal Detect is a single-ended PECL output. SD can be terminated with standard PECL techniques via 50 W to VCCR - 2V. Alternatively, SD can be loaded with a 270W resistor to VEER to conserve electrical power with small compromise to signal quality. If Signal Detect output is not used, leave it open-circuited. This Signal Detect output can be used to drive a PECL input on an upstream circuit, such as, Signal Detect input pr Loss of Signal-bar. 5 VCCR Receiver Power Supply Provide +5 Vdc via the recommended receiver power supply filter circuit. Locate the power supply filter circuit as close as possible to the VCCR pin. 6 VCCT Transmitter Power Supply Provide +5 Vdc via the recommended transmitter power supply filter circuit. Locate the power supply filter circuit as close as possible to the VCCT pin. 7 TD- Transmitter Data In-Bar Terminate this high-speed differential PECL input with standard PECL techniques at the transmitter input pin. 8 TD+ Transmitter Data In Terminate this high-speed differential PECL input with standard PECL techniques at the transmitter input pin. 9 VEET Transmitter Signal Ground Directly connect this pin to the transmitter signal ground plane. 1 = V EER NORMALIZED AMPLITUDE 1.3 NIC 2 = RD+ 1.0 4 = SD 5 = V CCR 0.5 6 = V CCT 0.2 7 = TD- 0 -0.2 0 RX 3 = RD- 0.8 TX 8 = TD+ 0.22 0.375 0.625 0.78 1.0 NIC 9 = V EET NORMALIZED TIME TOP VIEW NIC = NO INTERNAL CONNECTION (MOUNTING PINS) Figure 1. Transmitter Optical Eye Diagram Mask. 9 Figure 2. Pin-Out. 3.3 Vdc + C5 0.1 µF V EET R3 68 9 R2 68 V CC2 V EE2 TD+ 50 Ω 8 C9 0.01 µF TD+ LASER DRIVER CIRCUIT PECL INPUT OUTPUT DRIVER 50 Ω TD- 7 TD- C10 0.01 µF R4 191 AFBR-53D5Z FIBER-OPTIC TRANSCEIVER V CCT C2 5 C1 + C8* HDMP-1636A/-1646A SERIAL/DE-SERIALIZER (SERDES - 10 BIT TRANSCEIVER) L1 C3 + C4 1 µH 0.1 µF 10 µF 10 µF* SD 4 TO SIGNAL DETECT (SD) INPUT AT UPPER-LEVEL-IC R9 270 50 Ω C12 0.01 µF POSTAMPLIFIER RD+ 2 1 V EER PARALLEL TO SERIAL CIRCUIT R12 150 5 Vdc 1 µH RD- 3 PREAMPLIFIER CLOCK SYNTHESIS CIRCUIT L2 6 0.1 µF SIGNAL DETECT CIRCUIT R13 150 R1 191 0.1 µF V CCR GND 5 Vdc 100 C11 0.01 µF R11 270 R10 270 RD- R14 50 Ω INPUT BUFFER RD+ CLOCK RECOVERY CIRCUIT SERIAL TO PARALLEL CIRCUIT SEE HDMP-1636A/-1646A DATA SHEET FOR DETAILS ABOUT THIS TRANSCEIVER IC. NOTES: *C8 IS AN OPTIONAL BYPASS CAPACITOR FOR ADDITIONAL LOW-FREQUENCY NOISE FILTERING. USE SURFACE-MOUNT COMPONENTS FOR OPTIMUM HIGH-FREQUENCY PERFORMANCE. USE 50 Ω MICROSTRIP OR STRIPLINE FOR SIGNAL PATHS. LOCATE 50 Ω TERMINATIONS AT THE INPUTS OF RECEIVING UNITS. Figure 3. Recommended Gigabit/sec Ethernet AFBR-53D5Z Fiber-Optic Transceiver and HDMP-1636A/1646A SERDES Integrated Circuit Transceiver Interface and Power Supply Filter Circuits. (2X) ∅ 20.32 0.800 ∅0.000 M A (9X) ∅ 20.32 0.800 0.8 ± 0.1 0.032 ± 0.004 ∅0.000 M A (8X) 2.54 0.100 TOP VIEW Figure 4. Recommended Board Layout Hole Pattern. 10 1.9 ± 0.1 0.075 ± 0.004 -A- XXXX-XXXX ZZZZZ LASER PROD 21CFR(J) CLASS 1 COUNTRY OF ORIGIN YYWW A TX RX 39.6 (1.56) MAX. SLOT DEPTH +0.1 0.25 -0.05 +0.004 0.010 -0.002 ( 4.7 (0.185) AREA RESERVED FOR PROCESS PLUG A 25.4 (1.00) MAX. 12.7 (0.50) KEY: YYWW = DATE CODE FOR MULTIMODE MODULE: XXXX-XXXX = AFBR-53xx ZZZZ = 850 nm 2.5 (0.10) 12.7 (0.50) SLOT WIDTH 2.0 ± 0.1 (0.079 ± 0.004) ) 9.8 MAX. (0.386) 0.51 (0.020) 3.3 ± 0.38 (0.130 ± 0.015) +0.25 0.46 -0.05 9X ∅ +0.010 0.018 -0.002 ( 23.8 (0.937) 20.32 (0.800) 2X ∅ 20.32 (0.800) ) 8X 2.54 (0.100) 1.3 (0.051) DIMENSIONS ARE IN MILLIMETERS (INCHES). ALL DIMENSIONS ARE ± 0.025 mm UNLESS OTHERWISE SPECIFIED. Figure 5. Package Outline Drawing for AFBR-53D5Z. 11 15.8 ± 0.15 (0.622 ± 0.006) 2X ∅ +0.25 1.27 -0.05 +0.010 0.050 -0.002 ( 20.32 (0.800) ) XXXX-XXXX ZZZZZ LASER PROD 21CFR(J) CLASS 1 COUNTRY OF ORIGIN YYWW A RX TX KEY: YYWW = DATE CODE FOR MULTIMODE MODULE: XXXX-XXXX = AFBR-53xx ZZZZ = 850 nm 29.6 UNCOMPRESSED (1.16) 39.6 (1.56) MAX. 4.7 (0.185) AREA RESERVED FOR PROCESS PLUG A 25.4 (1.00) MAX. 12.7 (0.50) 12.7 (0.50) 2.0 ± 0.1 (0.079 ± 0.004) SLOT WIDTH +0.1 0.25 -0.05 +0.004 0.010 -0.002 ( 2.09 UNCOMPRESSED (0.08) 10.2 MAX. (0.40) ) 9.8 MAX. (0.386) 1.3 (0.05) 3.3 ± 0.38 (0.130 ± 0.015) +0.25 0.46 -0.05 9X ∅ +0.010 0.018 -0.002 ( 23.8 (0.937) 20.32 (0.800) 2X ∅ 20.32 (0.80) ) 8X 2.54 (0.100) 1.3 (0.051) DIMENSIONS ARE IN MILLIMETERS (INCHES). ALL DIMENSIONS ARE ± 0.025 mm UNLESS OTHERWISE SPECIFIED. Figure 6. Package Outline for AFBR-53D5EZ. 12 15.8 ± 0.15 (0.622 ± 0.006) 2X ∅ +0.25 1.27 -0.05 +0.010 0.050 -0.002 ( 20.32 (0.800) ) A 2X 2X 0.8 (0.032) 0.8 (0.032) +0.5 10.9 -0.25 +0.02 0.43 -0.01 ( 9.4 (0.37) 27.4 ± 0.50 (1.08 ± 0.02) 6.35 (0.25) MODULE PROTRUSION PCB BOTTOM VIEW Figure 7. Suggested Module Positioning and Panel Cut-out for AFBR-53D5EZ. 13 ) A XXXX-XXXX ZZZZZ LASER PROD 21CFR(J) CLASS 1 COUNTRY OF ORIGIN YYWW TX RX KEY: YYWW = DATE CODE FOR MULTIMODE MODULE: XXXX-XXXX = AFBR-53xx ZZZZ = 850 nm 39.6 (1.56) MAX. 12.7 (0.50) 1.01 (0.40) AREA RESERVED FOR PROCESS PLUG A 25.4 (1.00) MAX. 4.7 (0.185) SLOT WIDTH 25.8 (1.02) MAX. SLOT DEPTH +0.1 0.25 -0.05 +0.004 0.010 -0.002 ( +0.25 0.46 -0.05 9X ∅ +0.010 0.018 -0.002 ( 23.8 (0.937) 20.32 (0.800) 2X ∅ 14.4 (0.57) 9.8 MAX. (0.386) 22.0 (0.87) 20.32 (0.800) 15.8 ± 0.15 (0.622 ± 0.006) ) 8X 2.54 (0.100) 2X ∅ AREA RESERVED FOR PROCESS PLUG 1.3 (0.051) Figure 8. Package Outline for AFBR-53D5FZ. +0.25 1.27 -0.05 +0.010 0.050 -0.002 ( DIMENSIONS ARE IN MILLIMETERS (INCHES). ALL DIMENSIONS ARE ± 0.025 mm UNLESS OTHERWISE SPECIFIED. 14 2.2 (0.09) 10.2 MAX. (0.40) ) 3.3 ± 0.38 (0.130 ± 0.015) 12.7 (0.50) 29.7 (1.17) 20.32 (0.800) ) 2.0 ± 0.1 (0.079 ± 0.004) DIMENSION SHOWN FOR MOUNTING MODULE FLUSH TO PANEL. THICKER PANEL WILL RECESS MODULE. THINNER PANEL WILL PROTRUDE MODULE. A 1.98 (0.078) 1.27 OPTIONAL SEPTUM (0.05) 30.2 (1.19) 0.36 (0.014) KEEP OUT ZONE 10.82 (0.426) 13.82 (0.544) 26.4 (1.04) BOTTOM SIDE OF PCB 12.0 (0.47) DIMENSIONS ARE IN MILLIMETERS (INCHES). ALL DIMENSIONS ARE ± 0.025 mm UNLESS OTHERWISE SPECIFIED. Figure 9. Suggested Module Positioning and Panel Cut-out for AFBR-53D5FZ. Ordering Information 850 nm VCSEL (SX – Short Wavelength Laser) AFBR-53D5Z No shield, plastic housing. AFBR-53D5EZ Extended/protruding shield, plastic housing. AFBR-53D5FZ Flush shield, plastic housing. For product information and a complete list of distributors, please go to our web site: www.avagotech.com Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2012 Avago Technologies. All rights reserved. Obsoletes 5989-2172EN V02-0457EN - April 23, 2012 14.73 (0.58)