ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Flash 2 Gbit (256M x 8) 1.8V NAND Flash Memory FEATURES Voltage Supply: 1.8V (1.7V ~ 1.95V) Organization - Memory Cell Array: (256M + 8M) x 8bit - Data Register: (2K + 64) x 8bit Automatic Program and Erase - Page Program: (2K + 64) byte - Block Erase: (128K + 4K) byte Page Read Operation - Page Size: (2K + 64) Byte - Random Read: 25us (Max.) - Serial Access: 45ns (Min.) Memory Cell: 1bit/Memory Cell Fast Write Cycle Time - Program time: 250us (Typ.) - Block Erase time: 2ms (Typ.) Command/Address/Data Multiplexed I/O Port Hardware Data Protection - Program/Erase Lockout During Power Transitions Reliable CMOS Floating Gate Technology - ECC Requirement: 4bit/512Byte - Endurance: 100K Program/Erase cycles - Data Retention: 10 years Command Register Operation Automatic Page 0 Read at Power-Up Option - Boot from NAND support - Automatic Memory Download NOP: 4 cycles Cache Program/Read Operation Copy-Back Operation Two-Plane Operation EDO mode ORDERING INFORMATION Product ID Speed Package Comments F59D2G81A -45TIG 45 ns 48 pin TSOPI Pb-free F59D2G81A -45BIG 45 ns 63 ball BGA Pb-free GENERAL DESCRIPTION The device is a 256Mx8bit with spare 8Mx8bit capacity. The device is offered in 1.8V VCC Power Supply. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased. The device contains 2048 blocks, composed by 64 pages consisting in two NAND structures of 32 series connected Flash cells. A program operation allows to write the 1056-Word page in typical 250us and an erase operation can be performed in typical 2ms on a 128K-Byte for X8 device block. Data in the page mode can be read out at 45ns cycle time per Word. The I/O pins serve as the ports for address and command Elite Semiconductor Memory Technology Inc. inputs as well as data input/output. The copy back function allows the optimization of defective blocks management: when a page program operation fails the data can be directly programmed in another page inside the same array section without the time consuming serial data insertion phase. The cache program feature allows the data insertion in the cache register while the data register is copied into the Flash array. This pipelined program operation improves the program throughput when long files are written inside the memory. A cache read feature is also implemented. This feature allows to dramatically improving the read throughput when consecutive pages have to be streamed out. This device includes extra feature: Automatic Read at Power Up. Publication Date: Oct. 2012 Revision: 0.1 1/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C PIN CONFIGURATION (TOP VIEW) (TSOPI 48L, 12mm X 20mm Body, 0.5mm Pin Pitch) NC NC NC NC NC NC R/B RE CE NC NC VCC VSS NC NC CLE ALE WE WP NC NC NC NC NC 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 NC NC NC NC I/O7 I/O6 I/O5 I/O4 NC NC NC VCC VSS NC NC NC I/O3 I/O2 I/O1 I/O0 NC NC NC NC BALL CONFIGURATION (TOP VIEW) (BGA 63 BALL, 9mm X 11mm Body, 0.8 Ball Pitch) 1 2 A NC NC B NC 3 4 5 6 7 8 C WP ALE VSS CE WE R/B D NC RE CLE NC NC NC E NC NC NC NC NC NC F NC NC NC NC NC NC G NC NC NC NC NC NC H NC I/O0 NC NC NC VCC J NC I/O1 NC VCC I/O5 I/O7 K VSS I/O2 I/O3 I/O4 I/O6 VSS 9 10 NC NC NC NC L NC NC NC NC M NC NC NC NC Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 2/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Pin Description Symbol I/O0~I/O7 CLE ALE Pin Name Data Inputs / Outputs Command Latch Enable Address Latch Enable Functions The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to Hi-Z when the chip is deselected or when the outputs are disabled. The CLE input controls the activating path for commands sent to the internal command register. Commands are latched into the command register through the I/O ports on the rising edge of the WE signal with CLE high. The ALE input controls the activating path for addresses sent to the internal address registers. Addresses are latched into the address register through the I/O ports on the rising edge of WE with ALE high. The CE input is the device selection control. When the device is in the Busy CE Chip Enable state, CE high is ignored, and the device does not return to standby mode in program or erase operation. Regarding CE control during read operation, refer to ’Page read’ section of Device operation. The RE input is the serial data-out control, and when it is active low, it drives RE Read Enable WE Write Enable WP Write Protect the data onto the I/O bus. Data is valid tREA after the falling edge of RE which also increments the internal column address counter by one. The WE input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the WE pulse. The WP pin provides inadvertent program/erase protection during power transitions. The internal high voltage generator is reset when the WP pin is active low. Ready / Busy Output The R/ B output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to Hi-Z condition when the chip is deselected or when outputs are disabled. VCC Power VCC is the power supply for device. VSS Ground NC No Connection R /B Lead is not internally connected. Note: Connect all VCC and VSS pins of each device to common power supply outputs. Do not leave VCC or VSS disconnected. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 3/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C BLOCK DIAGRAM ARRAY ORGANIZATION Array Address I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 Address 1st cycle A0 A1 A2 A3 A4 A5 A6 A7 Column Address 2nd cycle A8 A9 A10 A11 L* L* L* L* Column Address 3rd cycle A12 A13 A14 A15 A16 A17 A18 A19 Row Address 4th cycle A20 A21 A22 A23 A24 A25 A26 A27 Row Address 5th cycle A28 L* L* L* L* L* L* L* Row Address NOTE: Column Address: Starting Address of the Register. *L must be set to “Low”. * The device ignores any additional input of address cycles than required. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 4/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Product Introduction The device is a 2,112Mbit memory organized as 32K rows (pages) by 2,112x8 columns. Spare 64x8 columns are located from column address of 2,048~2,111. A 2,112-byte data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The program and read operations are executed on a page basis, while the erase operation is executed on a block basis. The memory array consists of 2048 separately erasable 128K-byte blocks. It indicates that the bit-by-bit erase operation is prohibited on the device. The device has addresses multiplexed into 8 I/Os. This scheme dramatically reduces pin counts and allows system upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE to low while CE is low. Those are latched on the rising edge of WE . Command Latch Enable (CLE) and Address Latch Enable (ALE) are used to multiplex command and address respectively, via the I/O pins. Some commands require one bus cycle. For example, Reset Command, Status Read Command, etc require just one cycle bus. Some other commands, like page read and block erase and page program, require two cycles: one cycle for setup and the other cycle for execution. In addition to the enhanced architecture and interface, the device incorporates copy-back program feature from one page to another page without need for transporting the data to and from the external buffer memory. Command Set Function Read Read for Copy Back Read ID Reset Page Program Copy-Back Program Block Erase Random Data Input(1) Random Data Output(1) Read Status Read Status 2 Two-Plane Read(3) Two-Plane Read for Copy-Back Two-Plane Random Data Output (1)(3) Two-Plane Page Program(2) Two-Plane Copy-Back Program(2) Two-Plane Block Erase Cache Program Cache Read Read Start For Last Page Cache Read Two-Plane Cache Read(3) Two-Plane Cache Program(2) 1st Cycle 00h 00h 90h FFh 80h 85h 60h 85h 05h 70h F1h 60h-60h 60h-60h 00h-05h 80h-11h 85h-11h 60h-60h 80h 31h 3Fh 60h-60h 80h-11h Acceptable Command during Busy 2nd Cycle 30h 35h 10h 10h D0h E0h 30h 35h E0h 81h-10h 81h-10h D0h 15h 33h 81h-15h O O O NOTE: 1. Random Data Input/Output can be executed in a page. 2. Any command between 11h and 80h/81h/85h is prohibited except 70h/F1h and FFh. 3. Two-Plane Random Data Output must be used after Two-Plane Read operation or Two-Plane Cache Read operation. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 5/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C ABSOLUTE MAXIMUM RATINGS Parameter Symbol Rating Unit Temperature Under Bias VCC VIN VI/O TBIAS -0.6 to +2.54 -0.6 to +2.54 -0.6 to VCC + 0.3 (< 2.54V) -40 to +125 ℃ Storage Temperature TSTG -65 to +150 ℃ Short Circuit Current IOS 5 mA Voltage on any pin relative to VSS V NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability. RECOMMENDED OPERATING CONDITIONS (Voltage reference to GND, TA = -40 to +85℃) Parameter Symbol Min. Typ. Max. Unit VCC VSS 1.7 0 1.8 0 1.95 0 V V Supply Voltage Supply Voltage DC AND OPERATION CHARACTERISTICS (Recommended operating conditions otherwise noted) Parameter Page Read with Serial Access Operating Program Current Erase Symbol Test Conditions Min. Typ. Max. Unit ICC1 tRC=45ns, CE =VIL, IOUT=0mA - 15 20 ICC2 ICC3 - - 15 15 20 20 Stand-by Current (TTL) ISB1 CE =VIH, WP =0V/VCC - - 1 mA Stand-by Current (CMOS) ISB2 CE = VCC -0.2, WP =0V/ VCC - 10 50 uA uA mA Input Leakage Current ILI VIN=0 to VCC (max) - - ±10 Output Leakage Current ILO VOUT=0 to VCC (max) - - ±10 uA 0.8 x VCC -0.3 VCC - 0.1 - - VCC + 0.3 0.2 x VCC 0.1 V V V V 3 4 - mA VIH(1) VIL(1) VOH VOL Input High Voltage Input Low Voltage, All inputs Output High Voltage Level Output Low Voltage Level Output Low Current (R/ B ) IOL (R / B ) IOH=-100uA IOL=+100uA VOL=0.2V NOTE: 1. VIL can undershoot to -0.4V and VIH can overshoot to VCC + 0.4V for durations of 20 ns or less. 2. Typical value are measured at VCC=1.8V, TA=25℃. Not 100% tested. VALID BLOCK Symbol Min. Typ. Max. Unit NVB 2,008 - 2,048 Block NOTE: 1. The device may include initial invalid blocks when first shipped. The number of valid blocks is presented as first shipped. Invalid blocks are defined as blocks that contain one or more bad bits which cause status failure during program and erase operation. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for appropriate management of initial invalid blocks. 2. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block at the time of shipment. 3. The number of valid block is on the basis of single plane operations, and this may be decreased with two plane operations. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 6/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C AC TEST CONDITION (TA= -40 to +85℃, VCC=1.8V~1.95V, unless otherwise noted) Parameter Condition Input Pulse Levels Input Rise and Fall Times Input and Output Timing Levels Output Load 0V to VCC 5 ns VCC /2 1 TTL Gate and CL=30pF CAPACITANCE (TA=25℃, VCC=1.8V, f=1.0MHz) Item Symbol Test Condition Min. Max. Unit CI/O CIN VIL = 0V VIN = 0V - 10 10 pF pF Input / Output Capacitance Input Capacitance NOTE: Capacitance is periodically sampled and not 100% tested. MODE SELECTION CLE ALE CE H L L WE Mode RE WP L H X H L H X H L L H H L H L H H L L L H H Data Input X Data Output L L L H X X X X X X X X X(1) X X X X X H X X X X X H X X X X X H H L (2) 0V/VCC Read Mode Write Mode Command Input Address Input (5 clock) Command Input Address Input (5 clock) During Read (Busy) During Program (Busy) During Erase (Busy) Write Protect Stand-by NOTE: 1. X can be VIL or VIH. 2. WP should be biased to CMOS high or CMOS low for standby. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 7/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Program / Erase Characteristics Parameter Symbol Min. Typ. Max. Unit Average Program Time Dummy Busy Time for Cache Operation Number of Partial Program Cycles in the Same Page Block Erase Time Dummy Busy Time for Two-Plane Page Program tPROG tCBSY - 250 3 700 700 us us NOP - - 4 Cycle tBERS - 2 10 ms 0.5 1 us tDBSY NOTE: 1. Typical program time is defined as the time within which more than 50% of the whole pages are programmed at 1.8V VCC and 25℃ temperature. 2. tPROG is the average program time of all pages. Users should be noted that the program time variation from page to page is possible. 3. tCBSY max. time depends on timing between internal program completion and data-in. AC Timing Characteristics for Command / Address / Data Input Parameter Symbol Min. Max. Unit (1) 25 10 - ns ns (1) 35 - ns CLE Setup Time CLE Hold Time tCLS tCLH CE Setup Time tCS CE Hold Time tCH 10 - ns WE Pulse Width ALE Setup Time ALE Hold Time Data Setup Time Data Hold Time Write Cycle Time tWP 25 - ns tALS tALH tDS(1) tDH tWC 25 10 20 10 45 - ns ns ns ns ns tWH 15 - ns - ns WE High Hold Time Address to Data Loading Time (1) tADL (2) 100 (2) NOTE: 1. The transition of the corresponding control pins must occur only once while WE is held low. 2. tADL is the time from the WE rising edge of final address cycle to the WE rising edge of first data cycle. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 8/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C AC Characteristics for Operation Symbol Min. Max. Unit Data Transfer from Cell to Register Parameter tR - 25 us ALE to RE Delay tAR 10 - ns CLE to RE Delay tCLR 10 - ns Ready to RE Low tRR 20 - ns RE Pulse Width tRP 25 - ns WE High to Busy tWB - 100 ns WP Low to WE Low (disable mode) tWW 100 - ns WP High to WE Low (enable mode) Read Cycle Time tRC 45 - ns RE Access Time tREA - 30 ns CE Access Time tCEA - 45 ns RE High to Output Hi-Z tRHZ - 100 ns CE High to Output Hi-Z tCHZ - 30 ns CE High to ALE or CLE Don’t Care tCSD 0 - ns RE High to Output Hold tRHOH 15 - ns RE Low to Output Hold tRLOH 5 - ns CE High to Output Hold tCOH 15 - ns RE High Hold Time tREH 15 - ns Output Hi-Z to RE Low tIR 0 - ns RE High to WE Low tRHW 100 - ns WE High to RE Low tWHR 60 - ns tRST - 5 10 500 5(1) us us us us tDCBSYR - 30 us Read Program Device Resetting Time during ... Erase Ready Cache Busy in Read Cache (following 31h and 3Fh) NOTE: 1. If reset command (FFh) is written at Ready state, the device goes into Busy for maximum 5us. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 9/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C NAND Flash Technical Notes Mask Out Initial Invalid Block(s) Initial invalid blocks are defined as blocks that contain one or more initial invalid bits whose reliability is not guaranteed by ESMT. The information regarding the initial invalid block(s) is called the initial invalid block information. Devices with initial invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An initial invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the initial invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with 4bit/512Byte ECC. Identifying Initial Invalid Block(s) and Block Replacement Management Unpredictable behavior may result from programming or erasing the defective blocks. Figure on next page illustrates an algorithm for searching factory-mapped defects, and the algorithm needs to be executed prior to any erase or program operations. A host controller has to scan blocks from block 0 to the last block using page read command and check the data at the 1st byte column address in the spare area of the 1st and 2nd page in the block. If the read data is not FFh, the block is interpreted as an invalid block. The initial invalid block information is erasable, and which is impossible to be recovered once it has been erased. Therefore, the host controller must be able to recognize the initial invalid block information and to create a corresponding table to manage block replacement upon erase or program error when additional invalid blocks develop with Flash memory usage. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 10/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C For (i=0; i<Num_of_LUs; i++) { For (j=0; j<Blocks_Per_LU; j++) { Defect_Block_Found=False; Read_Page(lu=i, block=j, page=0); If (Data[coloumn= 2048]!=FFh) Defect_Block_Found=True; Read_Page(lu=i, block=j, page= 1); If (Data[coloumn= 2048]!=FFh) Defect_Block_Found=True; If (Defect_Block_Found) Mark_Block_as_Defective(lu=i, block=j); } } Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 11/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Error in Write or Read Operation Within its lifetime, additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. In case of Read, ECC must be employed. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The additional block failure rate does not include those reclaimed blocks. Failure Mode Write Read Detection and Countermeasure sequence Erase failure Program failure Up to eight bits failure NOTE: Error Correcting Code → Example: 4bit / 512 Byte Read Status after Erase → Block Replacement Read Status after Program → Block Replacement Verify ECC → ECC Correction RS Code or BCH Code etc. Program Flow Chart Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 12/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Erase Flow Chart Read Flow Chart Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 13/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Block Replacement Addressing for program operation Within a block, the pages must be programmed consecutively from the LSB (Least Significant Bit) page of the block to MSB (Most Significant Bit) pages of the block. Random page address programming is prohibited. In this case, the definition of LSB page is the LSB among the pages to be programmed. Therefore, LSB page doesn’t need to be page 0. Page 63 (64) Page 63 : Page 31 (64) : (32) Page 31 : (1) : Page 2 (3) Page 2 (3) Page 1 (2) Page 1 (32) Page 0 (1) Page 0 (2) Data register Data register From the LSB page to MSB page Ex.) Random page program (Prohibition) DATA IN: Data (1) DATA IN: Data (1) Elite Semiconductor Memory Technology Inc. Data (64) Data (64) Publication Date: Oct. 2012 Revision: 0.1 14/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C System Interface Using CE Don’t Care For an easier system interface, CE may be inactive during the data-loading or serial access as shown below. The internal 2,112byte data registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications that use slow cycle time on the order of u-seconds, de-activating CE during the data-loading and serial access would provide significant savings in power consumption. Program/Read Operation with ” CE not-care” Address Information I/O I/Ox DATA Data In / Out Col. Add1 Col. Add2 ADDRESS Row Add1 Row Add2 Row Add3 I/O0~7 2112 Byte A0 ~ A7 A8 ~ A11 A12 ~ A19 A20 ~ A27 A28 Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 15/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Timing Diagrams Command Latch Cycle Address Latch Cycle Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 16/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Input Data Latch Cycle Serial Access Cycle after Read (CLE = L, ALE = L, WE = H) NOTE: 1. Dout transition is measured at ±200mV from steady state voltage at I/O with load. 2. tRHOH starts to be valid when frequency is lower than 20MHz. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 17/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Serial Access Cycle after Read (EDO Type CLE = L, ALE = L, WE = H) NOTE: 1. Transition is measured at ±200mV from steady state voltage with load. This parameter is sample and not 100% tested. (tCHZ, tRHZ) 2. tRLOH is valid when frequency is higher than 20MHZ. tRHOH starts to be valid when frequency is lower than 20MHZ. Status Read Cycle Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 18/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Read Operation (Read One Page) Read Operation (Intercepted by CE ) Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 19/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Random Data Output In a Page Page Program Operation NOTE: tADL is the time from the WE rising edge of final address cycle to the WE rising edge of the first data cycle. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 20/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Page Program Operation with Random Data Input NOTE: tADL is the time from the WE rising edge of final address cycle to the WE rising edge of the first data cycle. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 21/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Copy-Back Operation with Random Data Input Cache Program Operation Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 22/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Cache Read Operation Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 23/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Block Erase Operation Read ID Operation Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 24/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Two-plane Page Read Operation with Two-plane Random Data Out Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 25/54 NOTE: 1. The column address will be reset to 0 by the 3Fh command input. 2. Cache Read operation is available only within a block. 3. Make sure to terminate the operation with 3Fh command. If the operation is terminated by 31h command, monitor I/O6 (Ready/Busy) by issuing Status Read Command (70h) and make sure the previous page read operation is completed. If the page read operation is completed, issue FFh reset before next operation. ESMT Elite Semiconductor Memory Technology Inc. (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Two-plane Cache Read Operation Publication Date: Oct. 2012 Revision: 0.1 26/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Two-plane Page Program Operation Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 27/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Two-plane Cache Program Operation Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 28/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Two-plane Block Erase Operation Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 29/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C ID Definition Table ID Access command = 90H 1st Cycle (Maker Code) 2nd Cycle (Device Code) 3rd Cycle 4th Cycle 5th Cycle C8h AAh 90h 15h 44h Description st 1 Byte 2nd Byte 3rd Byte 4th Byte 5th Byte Maker Code Device Code Internal Chip Number, Cell Type, etc Page Size, Block Size, etc Plane Number, Plane Size, ECC Level 3rd ID Data Internal Chip Number Cell Type Number of Simultaneously Programmed Page Interleave Program Between multiple chips Cache Program Description 1 2 4 8 2 Level Cell 4 Level Cell 8 Level Cell 16 Level Cell 1 2 4 8 Not Support Support Not Support Support I/O7 Description 1KB 2KB 4KB 8KB 8 16 64KB 128KB 256KB 512KB x8 x16 45ns Reserved Reserved Reserved I/O7 I/O6 I/O5 I/O4 0 0 1 1 0 1 0 1 I/O5 I/O4 I/O3 I/O2 0 0 1 1 0 1 0 1 I/O3 I/O2 I/O1 0 0 1 1 I/O0 0 1 0 1 I/O1 0 0 1 1 I/O0 0 1 0 1 0 1 0 1 4th ID Data Page Size (w/o redundant area) Redundant Area Size (byte/512byte) Block Size (w/o redundant area) Organization Serial Access Time I/O6 0 1 0 0 1 1 0 1 0 1 0 1 0 0 1 1 Elite Semiconductor Memory Technology Inc. 0 1 0 1 Publication Date: Oct. 2012 Revision: 0.1 30/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C 5th ID Data Plane Number Plane Size (w/o redundant area) Reserved Description 1 2 4 8 64Mb 128Mb 256Mb 512Mb 1Gb 2Gb 4Gb 8Gb Reserved I/O7 0 Elite Semiconductor Memory Technology Inc. I/O6 I/O5 I/O4 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 I/O3 0 0 1 1 I/O2 0 1 0 1 I/O1 I/O0 0 0 Publication Date: Oct. 2012 Revision: 0.1 31/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C DEVICE OPERATION Page Read Upon initial device power up, the device defaults to Read mode. This operation is also initiated by writing 00h command, five-cycle address, and 30h command. After initial power up, the 00h command can be skipped because it has been latched in the command register. The 2,112Byte of data on a page are transferred to cache registers via data registers within 25us (tR). Host controller can detect the completion of this data transfer by checking the R/ B output. Once data in the selected page have been loaded into cache registers, each Byte can be read out in 45ns cycle time by continuously pulsing RE . The repetitive high-to-low transitions of RE clock signal make the device output data starting from the designated column address to the last column address. The device can output data at a random column address instead of sequential column address by using the Random Data Output command. Random Data Output command can be executed multiple times in a page. After power up, device is in read mode so 00h command cycle is not necessary to start a read operation. A page read sequence is illustrated in the following figure, where column address, page address are placed in between commands 00h and 30h. After tR read time, the R/ B de-asserts to ready state. Read Status command (70h) can be issued right after 30h. Host controller can toggle RE to access data starting with the designated column address and their successive bytes. Read Operation Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 32/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Random Data Output In a Page Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 33/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Page Program The device is programmed based on the unit of a page, and consecutive partial page programming on one page without intervening erase operation is strictly prohibited. Addressing of page program operations within a block should be in sequential order. A complete page program cycle consists of a serial data input cycle in which up to 2,112byte of data can be loaded into data register via cache register, followed by a programming period during which the loaded data are programmed into the designated memory cells. The serial data input cycle begins with the Serial Data Input command (80h), followed by a five-cycle address input and then serial data loading. The bytes not to be programmed on the page do not need to be loaded. The column address for the next data can be changed to the address follows Random Data Input command (85h). Random Data Input command may be repeated multiple times in a page. The Page Program Confirm command (10h) starts the programming process. Writing 10h alone without entering data will not initiate the programming process. The internal write engine automatically executes the corresponding algorithm and controls timing for programming and verification, thereby freeing the host controller for other tasks. Once the program process starts, the host controller can detect the completion of a program cycle by monitoring the R/ B output or reading the Status bit (I/O6) using the Read Status command. Only Read Status and Reset commands are valid during programming. When the Page Program operation is completed, the host controller can check the Status bit (I/O0) to see if the Page Program operation is successfully done. The command register remains the Read Status mode unless another valid command is written to it. A page program sequence is illustrated in following figure, where column address, page address, and data input are placed in between 80h and 10h. After tPROG program time, the R/ B de-asserts to ready state. Read Status command (70h) can be issued right after 10h. Program & Read Status Operation Random Data Input In a page Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 34/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Cache Program Cache Program is an extension of Page Program, which is executed with 2,112 byte (x8) data registers, and is available only within a block. Since the device has 1 page of cache memory, serial data input may be executed while data stored in data register are programmed into memory cell. After writing the first set of data up to 2,112 bytes (x8) into the selected cache registers, Cache Program command (15h) instead of actual Page Program (10h) is inputted to make cache registers free and to start internal program operation. To transfer data from cache registers to data registers, the device remains in Busy state for a short period of time (tCBSY) and has its cache registers ready for the next data-input while the internal programming gets started with the data loaded into data registers. Read Status command (70h) may be issued to find out when cache registers become ready by polling the Cache-Busy status bit (I/O6). Pass/fail status of only the previous page is available upon the return to Ready state. When the next set of data is inputted with the Cache Program command, tCBSY is affected by the progress of pending internal programming. The programming of the cache registers is initiated only when the pending program cycle is finished and the data registers are available for the transfer of data from cache registers. The status bit (I/O5) for internal Ready/Busy may be polled to identity the completion of internal programming. If the system monitors the progress of programming only with R/ B , the last page of the target programming sequence must be programmed with actual Page Program command (10h). Cache Program (available only within a block) NOTE: 1. Since programming the last page does not employ caching, the program time has to be that of Page Program. However, if the previous program cycle with the cache data has not finished, the actual program cycle of the last page is initiated only after completion of the previous cycle, which can be expressed as the following formula. 2. tPROG = Program time for the last page + Program time for the (last-1)th page – (Program command cycle time + Last page data loading time) Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 35/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Copy-Back Program Copy-Back Program is designed to efficiently copy data stored in memory cells without time-consuming data reloading when there is no bit error detected in the stored data. The benefit is particularly obvious when a portion of a block is updated and the rest of the block needs to be copied to a newly assigned empty block. Copy-Back operation is a sequential execution of Read for Copy-Back and of Copy-Back Program with Destination address. A Read for Copy-Back operation with “35h” command and the Source address moves the whole 2,112 byte data into the internal buffer. The host controller can detect bit errors by sequentially reading the data output. Copy-Back Program is initiated by issuing Page-Copy Data-Input command (85h) with Destination address. If data modification is necessary to correct bit errors and to avoid error propagation, data can be reloaded after the Destination address. Data modification can be repeated multiple times as shown in the following figure. Actual programming operation begins when Program Confirm command (10h) is issued. Once the program process starts, the Read Status command (70h) may be entered to read the status register. The host controller can detect the completion of a program cycle by monitoring the R/ B output, or the Status bit (I/O6) of the Status Register. When the Copy-Back Program is complete, the Status Bit (I/O0) may be checked. The command register remains Read Status mode until another valid command is written to it. Page Copy-Back Program Operation Page Copy-Back Program Operation with Random Data Input Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 36/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Block Erase The block-based Erase operation is initiated by an Erase Setup command (60h), followed by a three-cycle row address, in which only Plane address and Block address are valid while Page address is ignored. The Erase Confirm command (D0h) following the row address starts the internal erasing process. The two-step command sequence is designed to prevent memory content from being inadvertently changed by external noise. At the rising edge of WE after the Erase Confirm command input, the internal control logic handles erase and erase-verify. When the erase operation is completed, the host controller can check Status bit (I/O0) to see if the erase operation is successfully done. The following figure illustrates a block erase sequence, and the address input (the first page address of the selected block) is placed in between commands 60h and D0h. After tBERASE erase time, the R/ B de-asserts to ready state. Read Status command (70h) can be issued right after D0h to check the execution status of erase operation. Block Erase Operation Read Status A status register on the device is used to check whether program or erase operation is completed and whether the operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the status register to I/O pins on the falling edge of CE or RE , whichever occurs last. These two commands allow the system to poll the progress of each device in multiple memory connections even when R/ B pins are common-wired. RE or CE does not need to toggle for status change. Read Status command 70h is used to retrieve operating status of commands like page read, page program and block erase. Similarly, Read Status Two-plane Command F1h is used to retrieve operating status of two-plane commands. The command register remains in Read Status mode unless other commands are issued to it. Therefore, if the status register is read during a random read cycle, a read command (00h) is needed to start read cycles. Status Register Definition for 70h Command I/O Page Program Block Erase Cache Program Read Cache Read I/O0 Pass / Fail Pass / Fail Pass / Fail (N) NA NA I/O1 NA NA Pass / Fail (N-1) NA NA I/O2 I/O3 I/O4 NA NA NA NA NA NA NA NA NA NA NA NA NA NA NA I/O5 NA NA True Ready / Busy NA True Ready / Busy I/O6 Ready / Busy Ready / Busy Ready / Busy Ready / Busy Ready / Busy I/O7 Write Protect Write Protect Write Protect Write Protect Write Protect Elite Semiconductor Memory Technology Inc. Definition Pass: ”0” Fail: ”1” Pass: ”0” Fail: ”1” Don’t cared Don’t cared Don’t cared Busy: ”0” Ready: ”1” Busy: ”0” Ready: ”1” Protected: ”0” Not Protected: ”1” Publication Date: Oct. 2012 Revision: 0.1 37/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Status Register Definition for F1h Command I/O Page Program Block Erase Cache Program Read Cache Read I/O0 Chip Pass / Fail Chip Pass / Fail Chip Pass / Fail (N) NA NA I/O1 Plane0 Pass / Fail Plane0 Pass / Fail Plane0 Pass / Fail (N) NA NA I/O2 Plane1 Pass / Fail Plane1 Pass / Fail Plane1 Pass / Fail (N) NA NA I/O3 NA NA Plane0 Pass / Fail (N-1) NA NA I/O4 NA NA Plane1 Pass / Fail (N-1) NA NA I/O5 NA NA True Ready / Busy NA True Ready / Busy I/O6 Ready / Busy Ready / Busy Ready / Busy Ready / Busy Ready / Busy I/O7 Write Protect Write Protect Write Protect Write Protect Write Protect Definition Pass: ”0” Fail: ”1” Pass: ”0” Fail: ”1” Pass: ”0” Fail: ”1” Pass: ”0” Fail: ”1” Pass: ”0” Fail: ”1” Busy: ”0” Ready: ”1” Busy: ”0” Ready: ”1” Protected: ”0” Not Protected: ”1” NOTE: 1. I/Os defined NA are recommended to be masked out when Read Status is being executed. 2. n : current page, n-1 : previous page. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 38/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Read ID The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Four read cycles sequentially output the manufacturer code (C8h), and the device code and 3rd, 4th, 5th cycle ID respectively. The command register remains in Read ID mode until further commands are issued to it. Read ID Operation ID Definition Table 1st Cycle (Maker Code) 2nd Cycle (Device Code) 3rd Cycle 4th Cycle 5th Cycle C8h AAh 90h 15h 44h Reset The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when WP is high. If the device is already in reset state a new reset command will be accepted by the command register. The R/ B pin changes to low for tRST after the Reset command is written. Refer to the following figure. Device Status Operation mode After Power-up After Reset 00h Command is latched Waiting for next command Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 39/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Cache Read Cache Read is an extension of Page Read, and is available only within a block. The normal Page Read command (00h-30h) is always issued before invoking Cache Read. After issuing the Cache Read command (31h), read data of the designated page (page N) are transferred from data registers to cache registers in a short time period of tDCBSYR, and then data of the next page (page N+1) is transferred to data registers while the data in the cache registers are being read out. Host controller can retrieve continuous data and achieve fast read performance by iterating Cache Read operation. The Read Start for Last Page Cache Read command (3Fh) is used to complete data transfer from memory cells to data registers. Read Operation with Cache Read Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 40/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Two-Plane Page Program Two-plane Page Program is an extension of Page Program, and which utilizes the two sets of 2,112-byte data registers to enable simultaneous programming of same page of same block from each plane. After writing the first set of data (up to 2,112 bytes) into the selected data registers, Dummy Page Program command (11h) instead of Page Program command (10h) is input to finish data loading for the first memory plane. R/B# remains in Busy state for a short period of time (tDBSY). Read Status (70h) may be issued to find out when the device returns to Ready state by polling the Status bit I/O6. The second set of data for the other memory plane is loaded after the 81h command and address sequence. After that, the Page Program command (10h) must be issued to start the programming process. Refer to Page Program command for the operation of R/ B and Read Status. The Status bit I/O0 is set to “1” when either page fails. The following figure shows the restriction in addressing with Two-plane Page Program. Read Command Sequence of Two-plane Page Program NOTE: Any command between 11h and 81h is prohibited except 70h/F1h and FFh. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 41/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Two-Plane Page Read The Two-plane Page Read sequence and its restrictions are shown in the following figure. Two-plane Page Read is initiated by repeating command 60h followed the three address cycles twice, and only same page of same block can be selected from each plane. Once the data is loaded into the cache registers, the data output of the first plane can be read out by issuing command 00h with five address cycles, command 05h with two-cycle column address and finally E0h. The data output of the second plane can be read out using the identical command sequence. Two-plane Read command can only must be used in a block which has been programmed with Two-plane Page Program operation. Two-Plane Block Erase Similar to Two-plane Page Program, two symmetric blocks from each plane can be simultaneously erased by using Two-plane Block Erase command. Following figure illustrates the Two-plane Block Erase sequence. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 42/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Two-Plane Cache Read The Two-plane Cache Read sequence is shown in below, only same page of same block can be selected from each plane. After Read Confirm command (33h), the data are transferred to data registers within tR. After issuing Cache Read command (31h), read data in the data registers are transferred to cache registers within a short period of time (tDCBSYR). Once the data are loaded into the cache registers, the data of both planes can be read out in the same way as the Two-Plane Page Read operation. The host controller shall use 3Fh instead of 31h to indicate the Two-plane Cache Read operation for the last target pages. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 43/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Two-Plane Copy-Back Program NOTE: 1. Copy Back Program operation is allowed only within the same memory plane. 2. Any command between 11h and 81h is prohibited except 70h/F1h and FFh. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 44/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Two-Plane Copy-Back Program with Random Data Input NOTE: 1. Copy Back Program operation is allowed only within the same memory plane. 2. Any command between 11h and 81h is prohibited except 70h/F1h and FFh. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 45/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Two-Plane Cache Program Operation NOTE: Any command between 11h and 81h is prohibited except 70h/F1h and FFh. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 46/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Ready / Busy The device has a R/ B output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/ B pin is normally high but transition to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/ B outputs to be Or-tied. Because pull-up resistor value is related to tr (R/ B ) and current drain during busy (ibusy), an appropriate value can be obtained with the following reference chart (the following figure). Its value can be determined by the following guidance. Read / Busy Pin Electrical Specifications Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 47/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Data Protection & Power Up Sequence The timing sequence shown in the following figure is necessary for the power-on/off sequence. The device internal initialization starts after the power supply reaches an appropriate level in the power on sequence. During the initialization the device R/ B signal indicates the Busy state as shown in the following figure. In this time period, the acceptable commands are 70h. The WP signal is useful for protecting against data corruption at power on/off. AC Waveforms for Power Transition Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 48/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Write Protect Operation Enabling WP during erase and program busy is prohibited. The erase and program operations are enabled and disabled as follows: Enable Programming Disable Programming Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 49/54 ESMT (Preliminary) F59D2G81A Operation Temperature Condition -40°C~85°C Enable Erasing Disable Erasing Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 50/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C PACKING DIMENSION 48-LEAD TSOP(I) ( 12x20 mm ) Symbol A A1 A2 b b1 c c1 Dimension in mm Min Norm Max ------- ------- 1.20 0.05 ------- 0.15 0.95 1.00 1.05 0.17 0.22 0.27 0.17 0.20 0.23 0.10 ------- 0.21 0.10 ------- 0.16 Dimension in inch Dimension in mm Symbol Min Norm Max Min Norm Max ------- ------- 0.047 D 20.00 BSC 0.006 ------- 0.002 D1 18.40 BSC 0.037 0.039 0.041 E 12.00 BSC 0.007 0.009 0.011 0.50 BSC e 0.007 0.008 0.009 L 0.50 0.60 0.70 0.004 ------- 0.008 θ 0O ------8O 0.004 ------- 0.006 Elite Semiconductor Memory Technology Inc. Dimension in inch Min Norm Max 0.787 BSC 0.724 BSC 0.472 BSC 0.020 BSC 0.020 0.024 0.028 0O ------8O Publication Date: Oct. 2012 Revision: 0.1 51/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C PACKING DIMENSIONS 63-BALL 1G NAND Flash ( 9x11 mm ) E Pin #1 D A2 A A1 Seating plane C ccc C Detail A Detail A e e Solder ball e e b D1 Detail B Pin #1 Index Detail B E1 Dimension in mm Symbol Min Norm A A1 0.25 A2 0.60 BSC Φb 0.40 D 10.90 11.00 E 8.90 9.00 D1 8.80 BSC E1 7.20 BSC e 0.8 BSC ccc Controlling dimension : Millimeter. Elite Semiconductor Memory Technology Inc. Max 1.00 0.35 Min 0.010 0.50 11.10 9.10 0.016 0.429 0.350 Dimension in inch Norm Max 0.039 0.014 0.024 BSC 0.10 0.433 0.354 0.346 BSC 0.283 BSC 0.031 BSC 0.020 0.437 0.358 0.004 Publication Date: Oct. 2012 Revision: 0.1 52/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Revision History Revision Date 0.1 2012.10.05 Elite Semiconductor Memory Technology Inc. Description Original Publication Date: Oct. 2012 Revision: 0.1 53/54 ESMT F59D2G81A (Preliminary) Operation Temperature Condition -40°C~85°C Important Notice All rights reserved. No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT. The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice. The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express , implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others. Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs. ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications. Elite Semiconductor Memory Technology Inc. Publication Date: Oct. 2012 Revision: 0.1 54/54