Datasheet - International Rectifier

Data Sheet No. PD60313
IRMCF343
Sensorless Motor Control IC for Appliances
Features
Product Summary
„
Maximum crystal frequency
„
„
„
„
„
„
„
„
„
„
„
„
„
„
„
„
MCETM (Motion Control Engine) - Hardware based
computation engine for high efficiency sinusoidal
sensorless control of permanent magnet AC motor
Integrated Power Factor Correction control
Supports both interior and surface permanent
magnet motors
Built-in hardware peripheral for single shunt
current feedback reconstruction
No external current or voltage sensing operational
amplifier required
Three/two-phase Space Vector PWM
Three-channel analog output (PWM)
Embedded 8-bit high speed microcontroller (8051)
for flexible I/O and man-machine control
JTAG programming port for emulation/debugger
Serial communication interface (UART)
I2C/SPI serial interface
Watchdog timer with independent analog clock
Three general purpose timers/counters
Two special timers: periodic timer, capture timer
60 MHz
Maximum internal clock (SYSCLK) frequency
Sensorless control computation time
TM
MCE
computation data range
128 MHz
11 μsec typ
16 bit signed
Program RAM loaded from external EEPROM 48K bytes
Data RAM
8K bytes
GateKill latency (digital filtered)
2 μsec
PWM carrier frequency counter
16 bits/ SYSCLK
A/D input channels
5
A/D converter resolution
12 bits
A/D converter conversion speed
2 μsec
8051 instruction execution speed
Analog output (PWM) resolution
UART baud rate (typ)
Number of I/O (max)
Package (lead-free)
2 SYSCLK
8 bits
57.6K bps
23
QFP64
External EEPROM and internal RAM facilitate
debugging and code development
Pin compatible with IRMCK343, OTP-ROM version
1.8V/3.3V CMOS
Description
IRMCF343 is a high performance RAM based motion control IC designed primarily for appliance applications. IRMCF343 is
designed to achieve low cost and high performance control solutions for advanced inverterized appliance motor control.
IRMCF343 contains two computation engines. One is Motion Control Engine (MCETM) for sensorless control of permanent
magnet motors; the other is an 8-bit high-speed microcontroller (8051). Both computation engines are integrated into one
monolithic chip. The MCETM contains a collection of control elements such as Proportional plus Integral, Vector rotator, Angle
estimator, Multiply/Divide, Low loss SVPWM, Single Shunt IFB. The user can program a motion control algorithm by
connecting these control elements using a graphic compiler. Key components of the sensorless control algorithms, such as the
Angle Estimator, are provided as complete pre-defined control blocks implemented in hardware. A unique analog/digital circuit
and algorithm to fully support single shunt current reconstruction is also provided. The 8051 microcontroller performs 2-cycle
instruction execution (60MIPS at 120MHz). The MCE and 8051 microcontroller are connected via dual port RAM to process
signal monitoring and command input. An advanced graphic compiler for the MCETM is seamlessly integrated into the
MATLAB/Simulink environment, while third party JTAG based emulator tools are supported for 8051 developments. IRMCF343
comes with a small QFP64 pin lead-free package.
Rev 1.1
IRMCF343
TABLE OF CONTENTS
1
2
3
4
Overview ....................................................................................................................................4
IRMCF343 Block Diagram and Main Functions.........................................................................5
Pinout.........................................................................................................................................7
Input/Output of IRMCF343.........................................................................................................8
4.1 8051 Peripheral Interface Group .........................................................................................8
4.2 Motion Peripheral Interface Group ......................................................................................9
4.3 Analog Interface Group .....................................................................................................10
4.4 Power Interface Group ......................................................................................................10
4.5 Test Interface Group .........................................................................................................11
5 Application Connections ..........................................................................................................12
6 DC Characteristics ...................................................................................................................13
6.1 Absolute Maximum Ratings...............................................................................................13
6.2 System Clock Frequency and Power Consumption ..........................................................13
6.3 Digital I/O DC Characteristics............................................................................................14
6.4 PLL and Oscillator DC Characteristics ..............................................................................15
6.5 Analog I/O DC Characteristics ..........................................................................................15
6.6 Analog I/O DC Characteristics ..........................................................................................16
6.7 Under Voltage Lockout DC Characteristics.......................................................................17
6.8 CMEXT and AREF Characteristics ...................................................................................17
7 AC Characteristics ...................................................................................................................18
7.1 PLL AC Characteristics .....................................................................................................18
7.2 Analog to Digital Converter AC Characteristics.................................................................19
7.3 Op Amp AC Characteristics ..............................................................................................20
7.4 Op Amp AC Characteristics ..............................................................................................20
7.5 SYNC to SVPWM and A/D Conversion AC Timing ...........................................................21
7.6 GATEKILL to SVPWM AC Timing .....................................................................................22
7.7 Interrupt AC Timing ...........................................................................................................23
7.8 I2C AC Timing....................................................................................................................24
7.9 SPI AC Timing...................................................................................................................25
7.9.1 SPI Write AC timing ....................................................................................................25
7.9.2 SPI Read AC Timing...................................................................................................26
7.10
UART AC Timing............................................................................................................27
7.11
CAPTURE Input AC Timing ...........................................................................................28
7.12
JTAG AC Timing ............................................................................................................29
8 Pin List .....................................................................................................................................30
9 Package Dimensions ...............................................................................................................33
10
Part Marking Information ......................................................................................................34
2
IRMCF343
TABLE OF FIGURES
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Typical Application Block Diagram Using IRMCF343.....................................................4
IRMCF343 Internal Block Diagram .................................................................................5
IRMCF343 Pin Configuration..........................................................................................7
Input/Output of IRMCF343..............................................................................................8
Application Connection of IRMCF343 ..........................................................................12
Clock Frequency vs. Power Consumption....................................................................13
TABLE OF TABLES
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10.
Table 11.
Table 12.
Table 13.
Table 14.
Table 15.
Table 16.
Table 17.
Table 18.
Table 19.
Table 20.
Table 21.
Table 22.
Absolute Maximum Ratings ...........................................................................................13
System Clock Frequency ...............................................................................................13
Digital I/O DC Characteristics ........................................................................................14
PLL DC Characteristics .................................................................................................15
Analog I/O DC Characteristics .......................................................................................15
Analog I/O DC Characteristics .......................................................................................16
UVcc DC Characteristics ...............................................................................................17
CMEXT and AREF DC Characteristics..........................................................................17
PLL AC Characteristics..................................................................................................18
A/D Converter AC Characteristics ...............................................................................19
Current Sensing OP amp Amp AC Characteristics......................................................20
Voltage sensing OP amp Amp AC Characteristics ......................................................20
SYNC AC Characteristics ............................................................................................21
GATEKILL to SVPWM AC Timing ...............................................................................22
Interrupt AC Timing......................................................................................................23
I2C AC Timing ..............................................................................................................24
SPI Write AC Timing ....................................................................................................25
SPI Read AC Timing....................................................................................................26
UART AC Timing .........................................................................................................27
CAPTURE AC Timing ..................................................................................................28
JTAG AC Timing ..........................................................................................................29
Pin List .........................................................................................................................32
3
IRMCF343
1 Overview
IRMCF343 is a new International Rectifier integrated circuit device primarily designed as a onechip solution for complete inverter controlled appliance motor control applications. Unlike a
traditional microcontroller or DSP, the IRMCF343 provides a built-in closed loop sensorless
control algorithm using the unique Motion Control Engine (MCETM) for permanent magnet motor.
The MCETM consists of a collection of control elements, motion peripherals, a dedicated motion
control sequencer and dual port RAM to map internal signal nodes. IRMCF343 also employs a
unique single shunt current reconstruction circuit to eliminate additional analog/digital circuitry and
enables a direct shunt resistor interface to the IC. Motion control programming is achieved using
a dedicated graphical compiler integrated into the MATLAB/SimulinkTM development environment.
Sequencing, user interface, host communication, and upper layer control tasks can be
implemented in the 8051 high-speed 8-bit microcontroller. The 8051 microcontroller is equipped
with a JTAG port to facilitate emulation and debugging tools. Figure 1 shows a typical application
schematic using the IRMCF343.
IRMCF343 is intended for development purpose and contains 48K bytes of RAM, which can be
loaded from external EEPROM for 8051 program execution. For high volume production,
IRMCK343 contains OTP ROM in place of program RAM to reduce the cost. Both IRMCF343 and
IRMCK343 come in the same 64-pin QFP package with identical pin configuration to facilitate PC
board layout and transition to mass production
Figure 1.
Typical Application Block Diagram Using IRMCF343
4
IRMCF343
2 IRMCF343 Block Diagram and Main Functions
Figure 2.
Motion Control Bus
8bit uP Address/Data bus
IRMCF343 block diagram is shown in Figure 2.
IRMCF343 Internal Block Diagram
IRMCF343 contains the following functions for sensorless AC motor control applications:
•
Motion Control Engine (MCETM)
o Proportional plus Integral block
o Low pass filter
o Differentiator and lag (high pass filter)
o Ramp
o Limit
o Angle estimate (sensorless control)
o Inverse Clark transformation
o Vector rotator
o Bit latch
o Peak detect
5
IRMCF343
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
•
Transition
Multiply-divide (signed and unsigned)
Divide (signed and unsigned)
Adder
Subtractor
Comparator
Counter
Accumulator
Switch
Shift
ATAN (arc tangent)
Function block (any curve fitting, nonlinear function)
16-bit wide Logic operations (AND, OR, XOR, NOT, NEGATE)
MCETM program and data memory (6K byte). Note 1
MCETM control sequencer
8051 microcontroller
o Three 16-bit timer/counters
o 16-bit periodic timer
o 16-bit analog watchdog timer
o 16-bit capture timer
o Up to 23 discrete I/Os
o Five-channel 12-bit A/D
ƒ Three buffered channels (0 – 1.2V input)
ƒ Two unbuffered channels (0 – 1.2V input)
o JTAG port (4 pins)
o Up to three channels of analog output (8-bit PWM)
o UART
o I2C/SPI port
o 48K byte program RAM loaded from external EEPROM
o 2K byte data RAM. Note 1
Note 1: Total size of RAM is 8K byte including MCE program, MCE data, and 8051
data. Different sizes can be allocated depending on applications.
6
IRMCF343
3 Pinout
Figure 3.
IRMCF343 Pin Configuration
7
IRMCF343
4 Input/Output of IRMCF343
All I/O signals of IRMCF343 are shown in Figure 4. All I/O pins are 3.3V logic interface except
A/D interface pins.
Figure 4.
4.1
Input/Output of IRMCF343
8051 Peripheral Interface Group
UART Interface
P1.2/TXD
P1.1/RXD
Output, Transmit data from IRMCF343
Input, Receive data to IRMCF343
Discrete I/O Interface
P1.0/T2
Input/output port 1.0, can be configured as Timer/Counter 2 input
P1.3/SYNC/SCK Input/output port 1.3, can be configured as SYNC output or SPI clock,
needs to be pulled up to VDD1 in order to boot from I2C EEPROM
P1.4/CAP
Input/output port 1.4, can be configured as Capture Timer input
P1.5
Input/output port 1.5
P1.6
Input/output port 1.6
P1.7
Input/output port 1.7
8
IRMCF343
P2.0/NMI
P2.1
P2.2
P2.3
P2.4
P2.5
P3.0/INT2/CS1
P3.2/INT0
Input/output port 2.0, can be configured as Non-maskable interrupt input
Input/output port 2.1
Input/output port 2.2
Input/output port 2.3
Input/output port 2.4
Input/output port 2.5
Input/output port 3.0, can be configured as INT2 input or SPI chip select
1
Input/output port 3.2, can be configured as INT0 input
Analog Output Interface
P2.6/AOPWM0 Input/output, can be configured as 8-bit PWM output 0 with
programmable carrier frequency
P2.7/AOPWM1 Input/output, can be configured as 8-bit PWM output 1 with
programmable carrier frequency
P3.1/AOPWM2 Input/output, can be configured as 8-bit PWM output 2 with
programmable carrier frequency
Crystal Interface
XTAL0
XTAL1
Reset Interface
RESET
I2C/SPI Interface
SCL/SO-SI
SDA/CS0
P3.0/INT2/CS1
P1.3/SYNC/SCK
4.2
Input, connected to crystal
Output, connected to crystal
Inout, system reset, needs to be pulled up to VDD1 but doesn’t require
external RC time constant
Output, I2C clock output or SPI data
Input/output, I2C data line or SPI chip select 0
Input/output, INT2 or SPI chip select 1
Input/output, SYNC output or SPI clock, needs to be pulled up to VDD1
in order to boot from I2C EEPROM
Motion Peripheral Interface Group
PWM
PWMUH
PWMUL
PWMVH
PWMVL
PWMWH
PWMWL
PFCPWM
Fault
GATEKILL
Output, PWM phase U high side gate signal
Output, PWM phase U low side gate signal
Output, PWM phase V high side gate signal
Output, PWM phase V low side gate signal
Output, PWM phase W high side gate signal
Output, PWM phase W low side gate signal
Output, PFC PWM gate signal
Input, upon assertion, this negates all six PWM signals, programmable
logic sense
9
IRMCF343
P5.0/PFCGKILL
4.3
Analog Interface Group
AVDD
AVSS
CMEXT
AREF
IFB+
IFBIFBO
IPFC+
IPFCIPFO
VAC+
VACVACO
AIN0
AIN1
4.4
Input, upon assertion, this negates PFCPWM signal, programmable logic
sense, can be configured as discrete I/O in which case CGATEKILL
negates PFCPWM
Analog power (1.8V)
Analog power return
Unbuffered 0.6V, input to the AREF buffer, capacitor needs to be
connected.
0.6V buffered output
Input, Operational amplifier positive input for shunt resistor current
sensing
Input, Operational amplifier negative input for shunt resistor current
sensing
Output, Operational amplifier output for shunt resistor current sensing
Input, Operational amplifier positive input for PFC current sensing
Input, Operational amplifier negative input for PFC current sensing
Output, Operational amplifier output for PFC current sensing
Input, Operational amplifier positive input for PFC AC voltage sensing
Input, Operational amplifier negative input for PFC AC voltage sensing
Output, Operational amplifier output for PFC AC voltage sensing
Input, Analog input channel 0 (0 – 1.2V), typically configured for DC bus
voltage input
Input, analog input channel 1 (0 – 1.2V), needs to be pulled down to
AVSS if unused
Power Interface Group
VDD1
VDD2
VSS
PLLVDD
PLLVSS
Digital power for I/O (3.3V)
Digital power for core logic (1.8V)
Digital common
PLL power (1.8V)
PLL ground return
10
IRMCF343
4.5
Test Interface Group
TSTMOD
P5.3/TDI
P5.1/TMS
TCK
P5.2/TDO
Must be tied to VSS, used only for factory testing.
Input, JTAG test data input
Input, JTAG test mode select
Input, JTAG test clock
Output, JTAG test data output
11
IRMCF343
5 Application Connections
Typical application connection is shown in Figure 5. All components necessary to implement a
complete sensorless drive control algorithm are shown connected to IRMCF343.
Figure 5.
Application Connection of IRMCF343
12
IRMCF343
6 DC Characteristics
6.1
Absolute Maximum Ratings
Symbol
VDD1
VDD2
VIA
VID
TA
TS
Parameter
Supply Voltage
Supply Voltage
Analog Input Voltage
Digital Input Voltage
Ambient Temperature
Storage Temperature
Table 1.
Min
Typ
Max
-0.3 V
3.6 V
-0.3 V
1.98 V
-0.3 V
1.98 V
-0.3 V
3.65 V
-40 ˚C
85 ˚C
-65 ˚C
150 ˚C
Absolute Maximum Ratings
Condition
Respect to VSS
Respect to VSS
Respect to AVSS
Respect to VSS
Caution: Stresses beyond those listed in “Absolute Maximum Ratings” may cause permanent
damage to the device. These are stress ratings only and function of the device at these or any
other conditions beyond those indicated in the operational sections of the specifications are not
implied.
System Clock Frequency and Power Consumption
Symbol
SYSCLK
Parameter
System Clock
Table 2.
Min
Typ
Max
32
128
System Clock Frequency
Unit
MHz
240
200
160
Power (mW)
6.2
120
80
VDD2 (1.8V)
40
VDD1 (3.3V)
Total
0
0
Figure 6.
50
100
150
Clock Frequency
(MHz) Consumption
Clock Frequency
vs. Power
13
IRMCF343
6.3
Digital I/O DC Characteristics
Symbol
VDD1
VDD2
VIL
VIH
CIN
IL
IOL1(2)
IOH1(2)
IOL2(3)
IOH2(3)
Parameter
Supply Voltage
Supply Voltage
Input Low Voltage
Input High Voltage
Input capacitance
Input leakage current
Low level output
current
High level output
current
Low level output
current
High level output
current
Table 3.
Min
3.0 V
1.62 V
-0.3 V
2.0 V
-
Typ
3.3 V
1.8 V
-
Condition
Recommended
Recommended
Recommended
Recommended
8.9 mA
3.6 pF
±10 nA
13.2 mA
Max
3.6 V
1.98 V
0.8 V
3.6 V
±1 μA
15.2 mA
12.4 mA
24.8 mA
38 mA
VOH
(1)
= 2.4 V
17.9 mA
26.3 mA
33.4 mA
VOL
(1)
= 0.4 V
24.6 mA
49.5 mA
81 mA
VOH
(1)
= 2.4 V
(1)
VO = 3.3 V or 0 V
VOL = 0.4 V
(1)
Digital I/O DC Characteristics
Note:
(1) Data guaranteed by design.
(2) Applied to SCL/SO-SI, SDA/CS0 pins.
(3) Applied to P1.0/T2, P1.1/RXD, P1.2/TXD, P1.3/SYNC/SCK, P1.4/CAP, P1.5, P1.6, P1.7,
P2.0/NMI, P2.1, P2.2, P2.3, P2.4, P2.5, P2.6/AOPWM0, P2.7/AOPWM1, P3.0/INT2/CS1,
P3.1/AOPWM2, P3.2/INT0, P5.0/PFCGKILL, P5.1/TMS, P5.2/TDO, P5.3/TDI, GATEKILL,
PWMUL, PWMUH, PWMVL, PWMVH, PWMWL, PWMWH, and PFCPWM pins.
14
IRMCF343
6.4
PLL and Oscillator DC Characteristics
Symbol
VPLLVDD
VIL OSC
VIH OSC
Parameter
Min
Typ
Max
Supply Voltage
1.62 V
1.8 V
1.92 V
Oscillator Input Low
VPLLVSS
0.2*
Voltage
VPLLVDD
Oscillator Input High
0.8*
VPLLVDD
Voltage
VPLLVDD
Table 4. PLL DC Characteristics
Condition
Recommended
VPLLVDD = 1.8 V
(1)
VPLLVDD
(1)
= 1.8 V
Note:
(1) Data guaranteed by design.
6.5
Analog I/O DC Characteristics
- OP amps for current sensing (IFB+, IFB-, IFBO, IPFC+, IPFC-, IPFCO)
CAREF = 1nF, CMEXT= 100nF. Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
VAVDD
Supply Voltage
1.71 V
1.8 V
VOFFSET
Input Offset Voltage
VI
Input Voltage Range
0V
VOUTSW
OP amp output
50 mV
(1)
operating range
CIN
Input capacitance
3.6 pF
RFDBK
OP amp feedback
5 kΩ
resistor
OP GAINCL
CMRR
ISRC
ISNK
Operating Close loop
Gain
Common Mode
Rejection Ratio
Op amp output
source current
Op amp output sink
current
Table 5.
Max
1.89 V
26 mV
1.2 V
1.2 V
Condition
Recommended
VAVDD = 1.8 V
Recommended
VAVDD = 1.8 V
20 kΩ
(1)
Requested
between op amp
output and
negative input
80 db
-
-
(1)
-
80 db
-
(1)
-
1 mA
-
VOUT
(1)
= 0.6 V
-
100 μA
-
VOUT
(1)
= 0.6 V
Analog I/O DC Characteristics
Note:
(1) Data guaranteed by design.
15
IRMCF343
6.6
Analog I/O DC Characteristics
- OP amp for voltage sensing (VAC+,VAC-,VACO)
CAREF = 1nF, CMEXT= 100nF. Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
Max
VAVDD
Supply Voltage
1.71 V
1.8 V
1.89 V
VOFFSET
Input Offset Voltage
26 mV
VI
Input Voltage Range
0V
1.2 V
VOUTSW
OP amp output
50 mV
1.2 V
(1)
operating range
CIN
Input capacitance
3.6 pF
OP GAINCL
Operating Close loop
80 db
Gain
CMRR
Common Mode
80 db
Rejection Ratio
ISRC
Op amp output
5 mA
source current
ISNK
Op amp output sink
500 μA
current
Table 6. Analog I/O DC Characteristics
Condition
VAVDD = 1.8 V
VAVDD = 1.8 V
(1)
(1)
(1)
VOUT
(1)
= 0.6 V
VOUT
(1)
= 0.6 V
Note:
(1) Data guaranteed by design.
16
IRMCF343
6.7
Under Voltage Lockout DC Characteristics
- Based on AVDD (1.8V)
Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
Max
UVCC+
UVcc positive going
1.53 V
1.66 V
1.71 V
Threshold
UVCCUVcc negative going
1.52 V
1.62 V
1.71 V
Threshold
UVCCH
UVcc Hysteresys
40 mV
Table 7. UVcc DC Characteristics
6.8
Condition
VDD1 = 3.3 V
VDD1 = 3.3 V
CMEXT and AREF Characteristics
CAREF = 1nF, CMEXT= 100nF. Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
Max
VCM
CMEXT voltage
495 mV
600 mV
700 mV
VAREF
Buffer Output Voltage
495 mV
600 mV
700 mV
Load regulation (VDC-0.6)
1 mV
ΔVo
PSRR
Power Supply Rejection
75 db
Ratio
Table 8. CMEXT and AREF DC Characteristics
Condition
VAVDD = 1.8 V
VAVDD = 1.8 V
(1)
(1)
Note:
(1) Data guaranteed by design.
17
IRMCF343
7 AC Characteristics
7.1
PLL AC Characteristics
Symbol
FCLKIN
FPLL
FLWPW
JS
D
TLOCK
Parameter
Min
Typ
Max
Crystal input
3.2 MHz
4 MHz
60 MHz
frequency
Internal clock
32 MHz
50 MHz
128 MHz
frequency
Sleep mode output FCLKIN ÷ 256
frequency
Short time jitter
200 psec
Duty cycle
50 %
PLL lock time
500 μsec
Table 9. PLL AC Characteristics
Condition
(1)
(see figure below)
(1)
(1)
(1)
(1)
(1)
Note:
(1) Data guaranteed by design.
R1=1M
R2=10
Xtal
C1=30PF
C2=30PF
18
IRMCF343
7.2
Analog to Digital Converter AC Characteristics
Unless specified, Ta = 25˚C.
Symbol
Parameter
TCONV
Conversion time
THOLD
Sample/Hold
maximum hold time
Min
-
Table 10.
Typ
-
Max
2.05 μsec
10 μsec
Condition
(1)
Voltage droop ≤
15 LSB
(see figure below)
A/D Converter AC Characteristics
Note:
(1) Data guaranteed by design.
Input Voltage
Voltage droop
S/H Voltage
tSAMPLE
THOLD
19
IRMCF343
7.3
Op Amp AC Characteristics
- OP amps for current sensing (IFB+, IFB-, IFBO, IPFC+, IPFC-, IPFCO)
Unless specified, Ta = 25˚C.
Symbol
Parameter
OPSR
OP amp slew rate
OPIMP
TSET
Min
-
Typ
10 V/μsec
Max
-
-
108 Ω
400 ns
-
Min
Typ
2.5 V/μsec
Max
-
-
108 Ω
650 ns
-
OP input impedance
Settling time
Table 11.
Condition
VAVDD = 1.8 V, CL
= 33 pF (1)
(1)
VAVDD = 1.8 V, CL
= 33 pF (1)
Current Sensing OP amp Amp AC Characteristics
Note:
(1) Data guaranteed by design.
7.4
Op Amp AC Characteristics
- OP amp for voltage sensing (VAC+,VAC-,VACO)
Unless specified, Ta = 25˚C.
Symbol
Parameter
OPSR
OP amp slew rate
OPIMP
TSET
OP input impedance
Settling time
Table 12.
Condition
VAVDD = 1.8 V, CL
= 33 pF (1)
(1)
VAVDD = 1.8 V, CL
= 33 pF (1)
Voltage sensing OP amp Amp AC Characteristics
Note:
(1) Data guaranteed by design.
20
IRMCF343
7.5
SYNC to SVPWM and A/D Conversion AC Timing
twSYNC
SYNC
tdSYNC1
IU,IV,IW
tdSYNC2
AINx
tdSYNC3
PWMUx,PWMVx,PWMWx
Unless specified, Ta = 25˚C.
Symbol
Parameter
twSYNC
SYNC pulse width
tdSYNC1
SYNC to current
feedback conversion
time
tdSYNC2
SYNC to AIN0-6
analog input
conversion time
tdSYNC3
SYNC to PWM output
delay time
Table 13.
Min
-
Typ
32
-
Max
100
Unit
SYSCLK
SYSCLK
-
-
200
SYSCLK
-
-
2
SYSCLK
(1)
SYNC AC Characteristics
Note:
(1) AIN1 through AIN6 channels are converted once every 6 SYNC events
21
IRMCF343
7.6
GATEKILL to SVPWM AC Timing
Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
Max
twGK
GATEKILL pulse width
32
tdGK
GATEKILL to PWM
100
output delay
Table 14. GATEKILL to SVPWM AC Timing
Unit
SYSCLK
SYSCLK
22
IRMCF343
7.7
Interrupt AC Timing
Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
Max
twINT
INT0, INT1 Interrupt
4
Assertion Time
tdINT
INT0, INT1 latency
4
Table 15. Interrupt AC Timing
Unit
SYSCLK
SYSCLK
23
IRMCF343
7.8
I2C AC Timing
TI2CLK
TI2CLK
SCL
tI2ST1
tI2WSETUP
tI2ST2
tI2WHOLD
tI2RSETUP
tI2EN1
tI2RHOLD
tI2EN2
SDA
Unless specified, Ta = 25˚C.
Symbol
Parameter
2
TI2CLK
I C clock period
tI2ST1
I2C SDA start time
tI2ST2
I2C SCL start time
tI2WSETUP
I2C write setup time
tI2WHOLD
I2C write hold time
tI2RSETUP
I2C read setup time
tI2RHOLD
I2C read hold time
Min
Typ
10
0.25
0.25
0.25
0.25
I2C filter time(1)
1
Table 16. I2C AC Timing
Max
8192
-
Unit
SYSCLK
TI2CLK
TI2CLK
TI2CLK
TI2CLK
SYSCLK
SYSCLK
Note:
(1) I2C read setup time is determined by the programmable filter time applied to I2C
communication.
24
IRMCF343
7.9
SPI AC Timing
7.9.1 SPI Write AC timing
Unless specified, Ta = 25˚C.
Symbol
Parameter
TSPICLK
SPI clock period
tSPICLKHT
SPI clock high time
tSPICLKLT
SPI clock low time
tCSDELAY
CS to data delay time
tWRDELAY
CLK falling edge to data
delay time
tCSHIGH
CS high time between two
consecutive byte transfer
tCSHOLD
CS hold time
Table 17.
Min
4
-
Typ
1/2
1/2
-
Max
10
10
Unit
SYSCLK
TSPICLK
TSPICLK
nsec
nsec
1
-
-
TSPICLK
1
SPI Write AC Timing
TSPICLK
25
IRMCF343
7.9.2 SPI Read AC Timing
Unless specified, Ta = 25˚C.
Symbol
Parameter
TSPICLK
SPI clock period
tSPICLKHT
SPI clock high time
tSPICLKLT
SPI clock low time
tCSRD
CS to data delay time
tRDSU
SPI read data setup time
tRDHOLD
SPI read data hold time
tCSHIGH
CS high time between two
consecutive byte transfer
tCSHOLD
CS hold time
Table 18.
Min
4
10
10
1
Typ
1/2
1/2
-
Max
10
-
1
SPI Read AC Timing
Unit
SYSCLK
TSPICLK
TSPICLK
nsec
nsec
nsec
TSPICLK
TSPICLK
26
IRMCF343
7.10 UART AC Timing
TBAUD
TXD
Start Bit
Data and Parity Bit
Stop Bit
RXD
TUARTFIL
Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
TBAUD
Baud Rate Period
57600
TUARTFIL
UART sampling filter
1/16
period (1)
Table 19. UART AC Timing
Max
-
Unit
bit/sec
TBAUD
Note:
(1) Each bit including start and stop bit is sampled three times at center of a bit at an interval
of 1/16 TBAUD. If three sampled values do not agree, then UART noise error is generated.
27
IRMCF343
7.11 CAPTURE Input AC Timing
Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
Max
TCAPCLK
CAPTURE input period
8
tCAPHIGH
CAPTURE input high
4
time
tCAPLOW
CAPTURE input low
4
time
4
tCRDELAY
CAPTURE falling edge
to capture register latch
time
4
tCLDELAY
CAPTURE rising edge
to capture register latch
time
tINTDELAY
CAPTURE input
4
interrupt latency time
Table 20. CAPTURE AC Timing
Unit
SYSCLK
SYSCLK
SYSCLK
SYSCLK
SYSCLK
SYSCLK
28
IRMCF343
7.12 JTAG AC Timing
TJCLK
TCK
tJHIGH
tJLOW
tCO
TDO
tJSETUP
tJHOLD
TDI/TMS
Unless specified, Ta = 25˚C.
Symbol
Parameter
TJCLK
TCK Period
tJHIGH
TCK High Period
tJLOW
TCK Low Period
tCO
TCK to TDO propagation
delay time
tJSETUP
TDI/TMS setup time
tJHOLD
TDI/TMS hold time
Table 21.
Min
10
10
0
Typ
-
4
0
JTAG AC Timing
Max
50
5
Unit
MHz
nsec
nsec
nsec
-
nsec
nsec
29
IRMCF343
8 Pin List
Pin
Number
Pin Name
Internal IC
Pull-up
/Pull-down
Pin
Type
Description
1
2
3
XTAL0
XTAL1
P1.0/T2
I
O
I/O
4
P1.1/RXD
I/O
5
P1.2/TXD
I/O
6
P1.3/SYNC/
SCK
I/O
7
P1.4/CAP
I/O
8
9
10
11
12
13
14
P1.5
P1.6
P1.7
VDD2
VSS
VDD1
P2.0/NMI
I/O
I/O
I/O
P
P
P
I/O
15
16
17
18
19
20
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Discrete programmable I/O or PWM 1 output
22
23
24
P2.1
P2.2
P2.3
P2.4
P2.5
P2.6/
AOPWM0
P2.7/
AOPWM1
VDD2
VSS
AIN0
Crystal input
Crystal output
Discrete programmable I/O or Timer/Counter 2
input
Discrete programmable I/O or UART receive
input
Discrete programmable I/O or UART transmit
output
Discrete programmable I/O or SYNC output or
SPI clock, needs to be pulled up to VDD1 in
order to boot from I2C EEPROM
Discrete programmable I/O or Capture Timer
input
Discrete programmable I/O
Discrete programmable I/O
Discrete programmable I/O
1.8V digital power
Digital common
3.3V digital power
Discrete programmable I/O or Non-maskable
Interrupt input
Discrete programmable I/O
Discrete programmable I/O
Discrete programmable I/O
Discrete programmable I/O
Discrete programmable I/O
Discrete programmable I/O or PWM 0 output
P
P
I
25
26
27
AVDD
AVSS
AIN1
P
P
I
28
CMEXT
O
29
30
AREF
IFB-
O
I
1.8V digital power
Digital common
Analog input channel 0, 0-1.2V range, needs to
be pulled down to AVSS if unused
1.8V analog power
Analog common
Analog input channel 1, 0-1.2V range, needs to
be pulled down to AVSS if unused
Unbuffered 0.6V output. Capacitor needs to be
connected.
Analog reference voltage output (0.6V)
Single shunt current sensing OP amp input (-)
21
30
IRMCF343
Pin
Number
Pin Name
31
32
33
34
35
36
37
38
39
40
41
IFB+
IFBO
VAC+
VACVACO
IFPCO
IFPC+
IFPCVSS
VDD1
GATEKILL
42
PWMWL
43
PWMWH
44
PWMVL
45
PWMVH
46
PWMUL
47
PWMUH
48
P3.0/INT2/
CS1
P5.0/
PFCGKILL
49
50
51
Internal IC
Pull-up
/Pull-down
Pin
Type
I
O
I
I
O
O
I
I
P
P
I
70 kΩ Pull
up
70 kΩ Pull
up
70 kΩ Pull
up
70 kΩ Pull
up
70 kΩ Pull
up
70 kΩ Pull
up
O
O
O
O
O
O
I/O
I/O
O
I/O
56
PFCPWM
P3.1/
AOPWM2
P3.2/INT0
VSS
VDD1
SCL/
SO-SI
SDA/CS0
57
P5.1/TMS
I/O
58
P5.2/TDO
I/O
59
P5.3/TDI
I/O
52
53
54
55
I/O
P
P
I/O
I/O
Description
Single shunt current sensing OP amp input (+)
Single shunt current sensing OP amp output
AC input voltage sensing OP amp input (+)
AC input voltage sensing OP amp input (-)
AC input voltage sensing OP amp output
PFC shunt current sensing OP amp output
PFC shunt current sensing OP amp input (+)
PFC shunt current sensing OP amp input (-)
Digital common
3.3V digital power
PWM shutdown input, 2-μsec digital filter,
configurable either high or low true.
PWM gate drive for phase W low side,
configurable either high or low true
PWM gate drive for phase W high side,
configurable either high or low true
PWM gate drive for phase V low side,
configurable either high or low true
PWM gate drive for phase V high side,
configurable either high or low true
PWM gate drive for phase U low side,
configurable either high or low true
PWM gate drive for phase U high side,
configurable either high or low true
Discrete programmable I/O or external interrupt 2
input or SPI chip select 1
Discrete programmable I/O or PFC PWM
shutdown input, 2-μsec digital filter, configurable
either high or low true.
PFC PWM output
Discrete programmable I/O or PWM analog
output 2
Discrete programmable I/O or Interrupt 0 input
Digital common
3.3V digital power
I2C clock output (open drain, need pull up) or SPI
data
I2C data (open drain, need pull up) or SPI chip
select 0
Discrete programmable I/O or JTAG test mode
select
Discrete programmable I/O or JTAG test data
output
Discrete programmable I/O or JTAG test data
input
31
IRMCF343
Pin
Number
Pin Name
60
61
TCK
TSTMOD
62
63
64
RESET
PLLVDD
PLLVSS
Internal IC
Pull-up
/Pull-down
58 kΩ pull
down
Pin
Type
I
I
I/O
P
P
Table 22.
Description
JTAG test clock
Test mode. Must be tied to VSS. Factory use
only
Reset, low true, Schmitt trigger input
1.8V PLL power
PLL ground
Pin List
32
IRMCF343
9 Package Dimensions
.
33
IRMCF343
10 Part Marking Information
IRMCF343
Part Number
IR Logo
YWWP
Date Code
XXXXXX
Production Lot
Pin 1
Indentifier
Order Information
Lead-Free Part in 64-lead QFP
Moisture sensitivity rating – MSL3
Part number
IRMCF341TR
IRMCF341TY
Order quantities
1500 parts on tape and reel in dry pack
1600 parts on trays (160 parts per tray) in dry pack
The LQFP-64 is MSL3 qualified
This product has been designed and qualified for the industrial level
Qualification standards can be found at www.irf.com <http://www.irf.com>
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 252-7105
Data and specifications subject to change without notice. 12/05/2006
www.irf.com
34