HD74LV138A 3-to-8-line Decoder / Demultiplexer REJ03D0384–0100 Rev.1.00 Aug. 23, 2004 Description The HD74LV138A has three binary select inputs in a 16 pin package. If the device is enabled these inputs determine which one of the eight normally high outputs will go low. Two active low and one active high enables are provided to ease the cascading of decoders. Low voltage and high-speed operation is suitable at the battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation. Features • • • • • • • VCC = 2.0 V to 5.5 V All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VO (Max.) = 5.5 V (@VCC = 0 V) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C) High output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5 V) Ordering Information Part Name Package Type Package Code Package Abbreviation Taping Abbreviation (Quantity) HD74LV138AFPEL SOP–16 pin (JEITA) FP–16DAV FP EL (2,000 pcs/reel) HD74LV138ATELL TSSOP–16 pin TTP–16DAV T ELL (2,000 pcs/reel) Note: Please consult the sales office for the above package availability. Function Table Inputs Enable Outputs Select G1 G2A G2B C B A Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 X X H X X X H H H H H H H H X H X X X X H H H H H H H H L X X X X X H H H H H H H H H L L L L L L H H H H H H H H L L L L H H L H H H H H H H L L L H L H H L H H H H H H L L L H H H H H L H H H H H L L H L L H H H H L H H H H L L H L H H H H H H L H H H L L H H L H H H H H H L H H L L H H H H H H H H H H L H: High level L: Low level X: Immaterial Rev.1.00 Aug. 23, 2004 page 1 of 6 HD74ALV138A Pin Arrangement 16 VCC A 1 B 2 B C 3 A Y0 15 Y0 C Y1 14 Y1 G2A 4 G2A Y2 13 Y2 G2B 5 G2B Y3 12 Y3 G1 Y4 11 Y4 Y7 Y6 Y5 10 Y5 G1 6 Y7 7 9 Y6 GND 8 (Top view) Absolute Maximum Ratings Item Symbol Supply voltage range Ratings Unit VCC –0.5 to 7.0 Input voltage range* VI –0.5 to 7.0 V Output voltage range*1, 2 VO –0.5 to VCC + 0.5 V 1 Conditions V –0.5 to 7.0 Output: H or L VCC: OFF Input clamp current IIK –20 mA VI < 0 Output clamp current IOK ±50 mA VO < 0 or VO > VCC Continuous output current IO ±25 mA VO = 0 to VCC Continuous current through VCC or GND ICC or IGND ±50 mA Maximum power dissipation at Ta = 25°C (in still air)*3 PT 785 mW Storage temperature Tstg 500 –65 to 150 SOP TSSOP °C Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. This value is limited to 5.5 V maximum. 3. The maximum package power dissipation was calculated using a junction temperature of 150°C. Rev.1.00 Aug. 23.2004, page 2 of 6 HD74ALV138A Recommended Operating Conditions Item Symbol Supply voltage range Min Max Unit Conditions VCC 2.0 5.5 V Input voltage range VI 0 5.5 V Output voltage range VO 0 VCC V Output current IOH — –50 µA VCC = 2.0 V — –2 mA VCC = 2.3 to 2.7 V — –6 — –12 — 50 µA VCC = 2.0 V — 2 mA VCC = 2.3 to 2.7 V — 6 VCC = 3.0 to 3.6 V — 12 VCC = 4.5 to 5.5 V 0 200 IOL ∆t /∆v Input transition rise or fall rate Operating free-air temperature Ta VCC = 3.0 to 3.6 V VCC = 4.5 to 5.5 V ns/V VCC = 2.3 to 2.7 V 0 100 VCC = 3.0 to 3.6 V 0 20 VCC = 4.5 to 5.5 V –40 85 °C Note: Unused or floating inputs must be held high or low. DC Electrical Characteristics Ta = –40 to 85°C Item Input voltage Symbol VIH VIL Output voltage VOH VOL VCC (V)* Min Typ Max 2.0 1.5 — — 2.3 to 2.7 VCC× 0.7 — — 3.0 to 3.6 VCC× 0.7 — — 4.5 to 5.5 VCC× 0.7 — — 2.0 — — 0.5 2.3 to 2.7 — — VCC× 0.3 3.0 to 3.6 — — VCC× 0.3 4.5 to 5.5 — — VCC× 0.3 Min to Max VCC – 0.1 — — Unit Test Conditions V V IOH = –50 µA 2.3 2.0 — — IOH = –2 mA 3.0 2.48 — — IOH = –6 mA 4.5 3.8 — — IOH = –12 mA Min to Max — — 0.1 IOL = 50 µA 2.3 — — 0.4 IOL = 2 mA 3.0 — — 0.44 IOL = 6 mA 4.5 — — 0.55 IOL = 12 mA Input current IIN 0 to 5.5 — — ±1 µA VIN = 5.5 V or GND Quiescent supply current ICC 5.5 — — 20 µA VIN = VCC or GND, IO = 0 Output leakage current IOFF 0 — — 5 µA VI or VO = 0 V to 5.5 V Input capacitance CIN 3.3 — 3.3 — pF VI = VCC or GND Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions. Rev.1.00 Aug. 23.2004, page 3 of 6 HD74ALV138A Switching Characteristics VCC = 2.5 ± 0.2 V Ta = 25°C Item Propagation delay time Ta = –40 to 85°C Test FROM Symbol Min Typ Max tPLH/tPHL — 7.5 17.6 1.0 21.0 — 10.0 21.4 1.0 25.0 — 7.5 19.2 1.0 22.0 CL = 15 pF — 10.0 22.6 1.0 26.0 CL = 50 pF — 8.0 18.2 1.0 21.0 CL = 15 pF — 10.5 22.0 1.0 25.0 CL = 50 pF Min Max Unit Conditions ns CL = 15 pF (Input) TO (Output) Y A, B or C CL = 50 pF G1 G2A or G2B VCC = 3.3 ± 0.3 V Ta = 25°C Item Propagation delay time Ta = –40 to 85°C Test FROM TO Unit Conditions (Input) (Output) ns CL = 15 pF Symbol Min Typ Max tPLH/tPHL — 5.5 11.4 1.0 13.5 — 7.5 15.8 1.0 18.0 CL = 50 pF — 5.5 12.8 1.0 15.0 CL = 15 pF — 7.5 16.3 1.0 18.5 CL = 50 pF — 6.0 11.4 1.0 13.5 CL = 15 pF — 7.5 14.9 1.0 17.0 CL = 50 pF Min Max Y A, B or C G1 G2A or G2B VCC = 5.0 ± 0.5 V Ta = 25°C Item Propagation delay time Ta = –40 to 85°C Test FROM TO Unit Conditions (Input) (Output) ns CL = 15 pF Symbol Min Typ tPLH/tPHL — 4.0 8.1 1.0 9.5 — 5.5 10.1 1.0 11.5 CL = 50 pF — 4.0 8.1 1.0 9.5 CL = 15 pF — 5.5 10.1 1.0 11.5 CL = 50 pF — 4.5 8.1 1.0 9.5 CL = 15 pF — 5.5 10.1 1.0 11.5 CL = 50 pF Max Min Max A, B or C Y G1 G2A or G2B Operating Characteristics CL = 50 pF Ta = 25°C Item Power dissipation capacitance Symbol CPD Rev.1.00 Aug. 23.2004, page 4 of 6 VCC (V) Min Typ Max 3.3 — 16.8 — 5.0 — 19.1 — Unit pF Test Conditions f = 10 MHz HD74ALV138A Noise Characteristics CL = 50 pF Ta = 25°C Item Symbol VCC (V) Min Typ Max Unit Quiet output, maximum dynamic VOL VOL (P) 3.3 — 0.3 0.8 V Quiet output, minimum dynamic VOL VOL (V) 3.3 — –0.2 –0.8 V Quiet output, minimum dynamic VOH VOH (V) 3.3 — 3.0 — V High-level dynamic input voltage VIH (D) 3.3 2.31 — — V Low-level dynamic input voltage VIL (D) 3.3 — — 0.99 V Test Conditions Test Circuit Measurement point CL* Note: CL includes the probe and fig capacitance. • Waveform tr tf 90% 50% VCC Input VCC 90% 50% VCC 10% 10% t PHL t PLH 0V VOH In phase output 50% VCC 50% VCC VOL t PHL t PLH VOH Out of phase output 50% VCC 50% VCC VOL Notes: 1. Input waveform: PRR ≤ 1 MHz, Zo = 50 Ω, tr ≤ 3 ns, t f ≤ 3 ns 2. The output are measured one at a time with one transition per measurement. Rev.1.00 Aug. 23.2004, page 5 of 6 HD74ALV138A Package Dimensions As of January, 2003 Unit: mm 10.06 10.5 Max 9 1 8 2.20 Max *0.20 ± 0.05 5.5 16 1.27 *0.40 ± 0.06 1.15 0 ˚ – 8˚ 0.10 ± 0.10 0.80 Max 0.20 7.80 +– 0.30 0.70 ± 0.20 0.15 0.12 M Package Code JEDEC JEITA Mass (reference value) *Ni/Pd/Au plating FP-16DAV — Conforms 0.24 g As of January, 2003 Unit: mm 4.40 5.00 5.30 Max 16 9 1 8 0.65 *0.20 ± 0.05 1.0 0.13 M Rev.1.00 Aug. 23.2004, page 6 of 6 *0.15 ± 0.05 1.10 Max *Ni/Pd/Au plating 0.10 0.07 +0.03 –0.04 6.40 ± 0.20 0.65 Max 0˚ – 8˚ 0.50 ± 0.10 Package Code JEDEC JEITA Mass (reference value) TTP-16DAV — — 0.05 g Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. http://www.renesas.com RENESAS SALES OFFICES Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 © 2004. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .2.0